{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:35:59Z","timestamp":1761647759254,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,13]],"date-time":"2010-06-13T00:00:00Z","timestamp":1276387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,13]]},"DOI":"10.1145\/1811100.1811104","type":"proceedings-article","created":{"date-parts":[[2010,6,15]],"date-time":"2010-06-15T13:11:04Z","timestamp":1276607464000},"page":"9-14","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":20,"title":["Hybrid network on chip (HNoC)"],"prefix":"10.1145","author":[{"given":"Payman","family":"Zarkesh-Ha","sequence":"first","affiliation":[{"name":"University of New Mexico, Albuquerque, NM, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"George B.P.","family":"Bezerra","sequence":"additional","affiliation":[{"name":"University of New Mexico, Albuquerque, NM, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stephanie","family":"Forrest","sequence":"additional","affiliation":[{"name":"University of New Mexico, Albuquerque, NM, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Melanie","family":"Moses","sequence":"additional","affiliation":[{"name":"University of New Mexico, Albuquerque, NM, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Theodoros Konstantakopoulos Jonathan Eastep James Psota and Anant Agarwal \"Energy Scalability of On-Chip Interconnection Networks in Multicore Architectures \" MIT CSAIL Technical Report November 2007.  Theodoros Konstantakopoulos Jonathan Eastep James Psota and Anant Agarwal \"Energy Scalability of On-Chip Interconnection Networks in Multicore Architectures \" MIT CSAIL Technical Report November 2007."},{"key":"e_1_3_2_1_2_1","first-page":"132","author":"Horowitz M.","year":"2004","unstructured":"M. Horowitz and W. Dally , \"How scaling will change processor architecture,\" Proceedings of the International Solid-State Circuits Conference (ISSCC) , pp. 132 -- 133 , Feb. 2004 . M. Horowitz and W. Dally, \"How scaling will change processor architecture,\" Proceedings of the International Solid-State Circuits Conference (ISSCC), pp. 132--133, Feb. 2004.","journal-title":"\"How scaling will change processor architecture,\" Proceedings of the International Solid-State Circuits Conference (ISSCC)"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183430"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071456"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1242531.1242559"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071458"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2006.9"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.26"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1353610.1353628"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1811100.1811103"},{"key":"e_1_3_2_1_11_1","first-page":"580","volume-title":"A Stochastic Wire-length Distribution for Gigascale Integration (GSI): Part I: Derivation and Validation,\" IEEE Transaction on Electron Devices","author":"Davis J. A.","year":"1998","unstructured":"J. A. Davis , V. K. De and J. D. Meindl , \" A Stochastic Wire-length Distribution for Gigascale Integration (GSI): Part I: Derivation and Validation,\" IEEE Transaction on Electron Devices , pp. 580 -- 589 , March 1998 . J. A. Davis, V. K. De and J. D. Meindl, \"A Stochastic Wire-length Distribution for Gigascale Integration (GSI): Part I: Derivation and Validation,\" IEEE Transaction on Electron Devices, pp. 580--589, March 1998."},{"key":"e_1_3_2_1_12_1","first-page":"423","volume-title":"Design, Automation, and Test in Europe","author":"Kahng A.","year":"2009","unstructured":"A. Kahng , B. Li , L. Peh , and K. Samadi . Orion 2.0: A fast and accurate noc power and area model for early--stage design space exploration . In Design, Automation, and Test in Europe , pp. 423 -- 428 , June 2009 . A. Kahng, B. Li, L. Peh, and K. Samadi. Orion 2.0: A fast and accurate noc power and area model for early--stage design space exploration. In Design, Automation, and Test in Europe, pp. 423--428, June 2009."},{"key":"e_1_3_2_1_13_1","first-page":"1774","volume-title":"Effect of Traffic Localization on Energy Dissipation in NoC-based Interconnect,\" IEEE International Symposium on Circuits and Systems","author":"Pande P.","year":"2005","unstructured":"P. Pande , C. Grecu , M. Jones , A. Ivanov , and R. Saleh : \" Effect of Traffic Localization on Energy Dissipation in NoC-based Interconnect,\" IEEE International Symposium on Circuits and Systems , pp 1774 -- 1777 , July 2005 . P. Pande, C. Grecu, M. Jones, A. Ivanov, and R. Saleh: \"Effect of Traffic Localization on Energy Dissipation in NoC-based Interconnect,\" IEEE International Symposium on Circuits and Systems, pp 1774--1777, July 2005."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119818"},{"key":"e_1_3_2_1_15_1","first-page":"1126","volume-title":"Load Distribution with the Proximity Congestion Awareness in a Network on Chip,\" IEEE Design Automation and Test in Europe Conference and Exhibition","author":"Nilsson E.","year":"2003","unstructured":"E. Nilsson , M. Millberg , J. Oberg , and A. Jantsch , \" Load Distribution with the Proximity Congestion Awareness in a Network on Chip,\" IEEE Design Automation and Test in Europe Conference and Exhibition , pp. 1126 -- 1127 , Dec. 2003 . E. Nilsson, M. Millberg, J. Oberg, and A. Jantsch, \"Load Distribution with the Proximity Congestion Awareness in a Network on Chip,\" IEEE Design Automation and Test in Europe Conference and Exhibition, pp. 1126--1127, Dec. 2003."}],"event":{"name":"SLIP '10: System Level Interconnect Prediction Workshop","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CS"],"location":"Anaheim California USA","acronym":"SLIP '10"},"container-title":["Proceedings of the 12th ACM\/IEEE international workshop on System level interconnect prediction"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1811100.1811104","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1811100.1811104","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:22:54Z","timestamp":1750245774000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1811100.1811104"}},"subtitle":["local buses with a global mesh architecture"],"short-title":[],"issued":{"date-parts":[[2010,6,13]]},"references-count":15,"alternative-id":["10.1145\/1811100.1811104","10.1145\/1811100"],"URL":"https:\/\/doi.org\/10.1145\/1811100.1811104","relation":{},"subject":[],"published":{"date-parts":[[2010,6,13]]},"assertion":[{"value":"2010-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}