{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:55:33Z","timestamp":1759146933717,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,13]],"date-time":"2010-06-13T00:00:00Z","timestamp":1276387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,13]]},"DOI":"10.1145\/1811100.1811107","type":"proceedings-article","created":{"date-parts":[[2010,6,15]],"date-time":"2010-06-15T13:11:04Z","timestamp":1276607464000},"page":"17-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Process-induced skew variation for scaled 2-D and 3-D ICs"],"prefix":"10.1145","author":[{"given":"Hu","family":"Xu","sequence":"first","affiliation":[{"name":"LSI-EPFL, Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vasilis F.","family":"Pavlidis","sequence":"additional","affiliation":[{"name":"LSI-EPFL, Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[{"name":"LSI-EPFL, Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Morgan Kaufmann","author":"Pavlidis V.","year":"2009","unstructured":"V. Pavlidis and E. Friedman , Three-Dimensional Integrated Circuit Design . Morgan Kaufmann , 2009 . V. Pavlidis and E. Friedman, Three-Dimensional Integrated Circuit Design. Morgan Kaufmann, 2009."},{"key":"e_1_3_2_1_2_1","first-page":"368","article-title":"Delay Variability: Sources, Impacts and Trends","author":"Nassif S.","year":"2000","unstructured":"S. Nassif , \" Delay Variability: Sources, Impacts and Trends ,\" in Proceedings of IEEE International Solid-State Circuits Conference , February 2000 , pp. 368 -- 369 . S. Nassif, \"Delay Variability: Sources, Impacts and Trends,\" in Proceedings of IEEE International Solid-State Circuits Conference, February 2000, pp. 368--369.","journal-title":"Proceedings of IEEE International Solid-State Circuits Conference"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594303"},{"key":"e_1_3_2_1_4_1","first-page":"118","article-title":"A Symmetric Clock-Distribution Tree and Optimized High-Speed Interconnections for Reduced Clock Skew in ULSI and WSI Circuits","author":"Bakoglu H. B.","year":"1986","unstructured":"H. B. Bakoglu , J. T. Walker , and J. D. Meindl , \" A Symmetric Clock-Distribution Tree and Optimized High-Speed Interconnections for Reduced Clock Skew in ULSI and WSI Circuits ,\" in Proceedings of IEEE International Conference on Computer Design , October 1986 , pp. 118 -- 122 . H. B. Bakoglu, J. T.Walker, and J. D. Meindl, \"A Symmetric Clock-Distribution Tree and Optimized High-Speed Interconnections for Reduced Clock Skew in ULSI and WSI Circuits,\" in Proceedings of IEEE International Conference on Computer Design, October 1986, pp. 118--122.","journal-title":"Proceedings of IEEE International Conference on Computer Design"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.929649"},{"key":"e_1_3_2_1_6_1","first-page":"486","article-title":"Clock Tree Embedding for 3D ICs","author":"Kim T.-Y.","year":"2010","unstructured":"T.-Y. Kim and T. Kim , \" Clock Tree Embedding for 3D ICs ,\" in Proceedings of Asia and South Pacific Design Automation Conference , January 2010 , pp. 486 -- 491 . T.-Y. Kim and T. Kim, \"Clock Tree Embedding for 3D ICs,\" in Proceedings of Asia and South Pacific Design Automation Conference, January 2010, pp. 486--491.","journal-title":"Proceedings of Asia and South Pacific Design Automation Conference"},{"key":"e_1_3_2_1_7_1","first-page":"659","volume-title":"Proceedings of IEEE Custom Integrated Circuits Conference","author":"Akopyan F.","year":"2008","unstructured":"F. Akopyan D Integrated Circuits ,\" in Proceedings of IEEE Custom Integrated Circuits Conference , September 2008 , pp. 659 -- 662 . F. Akopyan et al., \"Variability in 3-D Integrated Circuits,\" in Proceedings of IEEE Custom Integrated Circuits Conference, September 2008, pp. 659--662."},{"key":"e_1_3_2_1_8_1","first-page":"441","article-title":"Characterization and Modeling of Clock Skew with Process Variations","author":"Zarkesh-Ha P.","year":"1999","unstructured":"P. Zarkesh-Ha , T. Mule , and J. D. Meindl , \" Characterization and Modeling of Clock Skew with Process Variations ,\" in Proceedings of IEEE Custom Integrated Circuits Conference , May 1999 , pp. 441 -- 444 . P. Zarkesh-Ha, T. Mule, and J. D. Meindl, \"Characterization and Modeling of Clock Skew with Process Variations,\" in Proceedings of IEEE Custom Integrated Circuits Conference, May 1999, pp. 441--444.","journal-title":"Proceedings of IEEE Custom Integrated Circuits Conference"},{"key":"e_1_3_2_1_9_1","first-page":"62","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer-Aided Design","author":"Orshansky M.","year":"2000","unstructured":"M. Orshansky in Proceedings of IEEE\/ACM International Conference on Computer-Aided Design , November 2000 , pp. 62 -- 67 . M. Orshansky et al., \"Impact of Systematic Spatial Intra-Chip Gate Length Variability on Performance of High-Speed Digital Circuits,\" in Proceedings of IEEE\/ACM International Conference on Computer-Aided Design, November 2000, pp. 62--67."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2006057"},{"key":"e_1_3_2_1_12_1","first-page":"175","article-title":"Power and Slew-aware Clock Network Design for Through-Silicon-Via ( TSV ) based 3D ICs","author":"Zhao X.","year":"2010","unstructured":"X. Zhao and S. K. Lim , \" Power and Slew-aware Clock Network Design for Through-Silicon-Via ( TSV ) based 3D ICs ,\" in Proceedings of Asia and South Pacific Design Automation Conference , January 2010 , pp. 175 -- 180 . X. Zhao and S. K. Lim, \"Power and Slew-aware Clock Network Design for Through-Silicon-Via ( TSV ) based 3D ICs,\" in Proceedings of Asia and South Pacific Design Automation Conference, January 2010, pp. 175--180.","journal-title":"Proceedings of Asia and South Pacific Design Automation Conference"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.953503"},{"key":"e_1_3_2_1_14_1","first-page":"14","volume-title":"Proceedings of International Workshop on Statistical Metrology","author":"Azuma A.","year":"1998","unstructured":"A. Azuma SFET Chracteristics Fluctuation Description Using BSIM3v3 S PICE Model for Statistical Circuit Simulations ,\" in Proceedings of International Workshop on Statistical Metrology , June 1998 , pp. 14 -- 17 . A. Azuma et al., \"Methodology of MOSFET Chracteristics Fluctuation Description Using BSIM3v3 SPICE Model for Statistical Circuit Simulations,\" in Proceedings of International Workshop on Statistical Metrology, June 1998, pp. 14--17."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.831573"},{"key":"e_1_3_2_1_16_1","first-page":"351","volume-title":"Proceedings of IEEE International SOC Conference","author":"Sundareswaran S.","year":"2008","unstructured":"S. Sundareswaran A Timing Methodology Considering Within-Die Clock Skew Variations,\" in Proceedings of IEEE International SOC Conference , September 2008 , pp. 351 -- 356 . S. Sundareswaran et al., \"A Timing Methodology Considering Within-Die Clock Skew Variations,\" in Proceedings of IEEE International SOC Conference, September 2008, pp. 351--356."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810285"},{"key":"e_1_3_2_1_18_1","first-page":"1206","volume-title":"Proceedings of Conference on Design, Automation and Test in Europe","author":"Mondal M.","year":"2007","unstructured":"M. Mondal D Integrated Circuits ,\" in Proceedings of Conference on Design, Automation and Test in Europe , April 2007 , pp. 1206 -- 1211 . M. Mondal et al., \"Thermally Robust Clocking Schemes for 3D Integrated Circuits,\" in Proceedings of Conference on Design, Automation and Test in Europe, April 2007, pp. 1206--1211."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/996070.1009952"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"volume-title":"United Microelectronics Corporation","year":"2007","key":"e_1_3_2_1_21_1","unstructured":"Foundry Design Kit (FDK) User Guide, 1. 1 ed ., United Microelectronics Corporation , August 2007 . Foundry Design Kit (FDK) User Guide, 1.1 ed., United Microelectronics Corporation, August 2007."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.602470"},{"volume-title":"Cadence Design Systems","year":"2008","key":"e_1_3_2_1_23_1","unstructured":"Virtuoso Spectre Circuit Simulator User Guide, 7.0.1 ed., Cadence Design Systems , Inc ., June 2008 . Virtuoso Spectre Circuit Simulator User Guide, 7.0.1 ed., Cadence Design Systems, Inc., June 2008."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2034508"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/996070.1009993"},{"key":"e_1_3_2_1_26_1","unstructured":"\"ASU Predictive Technology Model.\" {Online}. Available: http:\/\/www.eas.asu.edu\/~ptm\/  \"ASU Predictive Technology Model.\" {Online}. Available: http:\/\/www.eas.asu.edu\/~ptm\/"},{"key":"e_1_3_2_1_27_1","first-page":"651","article-title":"Clock Distribution Networks for 3-D Integrated Circuits","author":"Pavlidis V.","year":"2008","unstructured":"V. Pavlidis , I. Savidis , and E. Friedman , \" Clock Distribution Networks for 3-D Integrated Circuits ,\" in Proceedings of IEEE Custom Integrated Circuits Conference , September 2008 , pp. 651 -- 654 . V. Pavlidis, I. Savidis, and E. Friedman, \"Clock Distribution Networks for 3-D Integrated Circuits,\" in Proceedings of IEEE Custom Integrated Circuits Conference, September 2008, pp. 651--654.","journal-title":"Proceedings of IEEE Custom Integrated Circuits Conference"},{"key":"e_1_3_2_1_28_1","unstructured":"\"International Technology Roadmap for Semiconductors \" 2008. {Online}. Available: http:\/\/www.itrs.net  \"International Technology Roadmap for Semiconductors \" 2008. {Online}. Available: http:\/\/www.itrs.net"}],"event":{"name":"SLIP '10: System Level Interconnect Prediction Workshop","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CS"],"location":"Anaheim California USA","acronym":"SLIP '10"},"container-title":["Proceedings of the 12th ACM\/IEEE international workshop on System level interconnect prediction"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1811100.1811107","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1811100.1811107","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:22:54Z","timestamp":1750245774000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1811100.1811107"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6,13]]},"references-count":28,"alternative-id":["10.1145\/1811100.1811107","10.1145\/1811100"],"URL":"https:\/\/doi.org\/10.1145\/1811100.1811107","relation":{},"subject":[],"published":{"date-parts":[[2010,6,13]]},"assertion":[{"value":"2010-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}