{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:29:31Z","timestamp":1750307371142,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,13]],"date-time":"2010-06-13T00:00:00Z","timestamp":1276387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,13]]},"DOI":"10.1145\/1811100.1811118","type":"proceedings-article","created":{"date-parts":[[2010,6,15]],"date-time":"2010-06-15T13:11:04Z","timestamp":1276607464000},"page":"69-76","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Performance prediction of throughput-centric pipelined global interconnects with voltage scaling"],"prefix":"10.1145","author":[{"given":"Yulei","family":"Zhang","sequence":"first","affiliation":[{"name":"University of California, San Diego, La Jolla, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James F.","family":"Buckwalter","sequence":"additional","affiliation":[{"name":"University of California, San Diego, La Jolla, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chung-Kuan","family":"Cheng","sequence":"additional","affiliation":[{"name":"University of California, San Diego, La Jolla, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.920582"},{"key":"e_1_3_2_1_3_1","unstructured":"Semiconductor Industry Association \"International Technology Roadmap for Semiconductors \" in http:\/\/www.itrs.net 2007 2008 Update.  Semiconductor Industry Association \"International Technology Roadmap for Semiconductors \" in http:\/\/www.itrs.net 2007 2008 Update."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.828553"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/966747.966750"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1572471.1572482"},{"key":"e_1_3_2_1_7_1","first-page":"66","volume-title":"IEEE Int. Solid-State Circuits Conf.","author":"Kim B.","year":"2009"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774614"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/903951"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077692"},{"key":"e_1_3_2_1_11_1","first-page":"10","volume-title":"IEEE Symp. on High Performance Interconnects","author":"Xu J.","year":"2003"},{"key":"e_1_3_2_1_12_1","unstructured":"V. Deodhar \"Throughput-Centric Wave-Pipelined Interconnect Circuits for Gigascale Integration \" in PhD Thesis Georgia Institute of Technology 2005.  V. Deodhar \"Throughput-Centric Wave-Pipelined Interconnect Circuits for Gigascale Integration \" in PhD Thesis Georgia Institute of Technology 2005."},{"key":"e_1_3_2_1_13_1","unstructured":"H. B. Bakoglu Circuits Interconnections and Packaging for VLSI. Addison-Wesley 1990.  H. B. Bakoglu Circuits Interconnections and Packaging for VLSI. Addison-Wesley 1990."},{"key":"e_1_3_2_1_14_1","unstructured":"Arizona State University \"Predictive Technology Model (PTM) \" in http:\/\/ptm.asu.edu\/.  Arizona State University \"Predictive Technology Model (PTM) \" in http:\/\/ptm.asu.edu\/."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.139"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.813345"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.514035"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"J. Rabaey Low Power Design Essentials. Springer 2009.   J. Rabaey Low Power Design Essentials. Springer 2009.","DOI":"10.1007\/978-0-387-71713-5"},{"key":"e_1_3_2_1_19_1","unstructured":"MATLAB in The MathWorks www.mathworks.com R2007a.  MATLAB in The MathWorks www.mathworks.com R2007a."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916506"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289881.1289923"}],"event":{"name":"SLIP '10: System Level Interconnect Prediction Workshop","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CS"],"location":"Anaheim California USA","acronym":"SLIP '10"},"container-title":["Proceedings of the 12th ACM\/IEEE international workshop on System level interconnect prediction"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1811100.1811118","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1811100.1811118","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:22:54Z","timestamp":1750245774000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1811100.1811118"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6,13]]},"references-count":21,"alternative-id":["10.1145\/1811100.1811118","10.1145\/1811100"],"URL":"https:\/\/doi.org\/10.1145\/1811100.1811118","relation":{},"subject":[],"published":{"date-parts":[[2010,6,13]]},"assertion":[{"value":"2010-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}