{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:46:18Z","timestamp":1772163978537,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,19]],"date-time":"2010-06-19T00:00:00Z","timestamp":1276905600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,19]]},"DOI":"10.1145\/1815961.1815966","type":"proceedings-article","created":{"date-parts":[[2010,6,22]],"date-time":"2010-06-22T08:21:27Z","timestamp":1277194887000},"page":"14-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":20,"title":["Forwardflow"],"prefix":"10.1145","author":[{"given":"Dan","family":"Gibson","sequence":"first","affiliation":[{"name":"University of Wisconsin-Madison, Madison, WI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David A.","family":"Wood","sequence":"additional","affiliation":[{"name":"University of Wisconsin-Madison, Madison, WI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,6,19]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"30","volume-title":"Proc. of the 5th Workshop on Computer Architecture Evaluation Using Commercial Workloads","author":"Alameldeen A. R.","year":"2002","unstructured":"A. R. Alameldeen , C. J. Mauer , M. Xu , P. J. Harper , M. M. K. Martin , D. J. Sorin , M. D. Hill , and D. A. Wood . Evaluating Non-deterministic Multi-threaded Commercial Workloads . In Proc. of the 5th Workshop on Computer Architecture Evaluation Using Commercial Workloads , pages 30 -- 38 , Feb. 2002 . A. R. Alameldeen, C. J. Mauer, M. Xu, P. J. Harper, M. M. K. Martin, D. J. Sorin, M. D. Hill, and D. A. Wood. Evaluating Non-deterministic Multi-threaded Commercial Workloads. In Proc. of the 5th Workshop on Computer Architecture Evaluation Using Commercial Workloads, pages 30--38, Feb. 2002."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250883"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.48862"},{"key":"e_1_3_2_1_4_1","first-page":"1","volume-title":"SPEComp: A New Benchmark Suite for Measuring Parallel Computer Performance. In Workshop on OpenMP Applications and Tools","author":"Aslot V.","year":"2001","unstructured":"V. Aslot , M. Domeika , R. Eigenmann , G. Gaertner , W. Jones , and B. Parady . SPEComp: A New Benchmark Suite for Measuring Parallel Computer Performance. In Workshop on OpenMP Applications and Tools , pages 1 -- 10 , July 2001 . V. Aslot, M. Domeika, R. Eigenmann, G. Gaertner, W. Jones, and B. Parady. SPEComp: A New Benchmark Suite for Measuring Parallel Computer Performance. In Workshop on OpenMP Applications and Tools, pages 1--10, July 2001."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168893"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263597"},{"key":"e_1_3_2_1_8_1","volume-title":"Semiconductors. ITRS 2006 Update. Semiconductor Industry Association, 2006","author":"I. T. R.","year":"2006","unstructured":"I. T. R. for Semiconductors. ITRS 2006 Update. Semiconductor Industry Association, 2006 . http:\/\/www.itrs.net\/Links\/ 2006 Update\/2006UpdateFinal.htm. I. T. R. for Semiconductors. ITRS 2006 Update. Semiconductor Industry Association, 2006. http:\/\/www.itrs.net\/Links\/2006Update\/2006UpdateFinal.htm."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_2_1_10_1","volume-title":"Dec.","author":"Henstrom A.","year":"1999","unstructured":"A. Henstrom . US Patent #6,557,095: Scheduling operations using a dependency matrix , Dec. 1999 . A. Henstrom. US Patent #6,557,095: Scheduling operations using a dependency matrix, Dec. 1999."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.209"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566456"},{"key":"e_1_3_2_1_13_1","unstructured":"Intel. First the Tick Now the Tock: Next Generation Intel\u00ae Microarchitecture (Nehalem). http:\/\/www.intel.com\/technology\/architecture-silicon\/next-gen\/whitepaper.pd% f 2008.  Intel. First the Tick Now the Tock: Next Generation Intel\u00ae Microarchitecture (Nehalem). http:\/\/www.intel.com\/technology\/architecture-silicon\/next-gen\/whitepaper.pd% f 2008."},{"key":"e_1_3_2_1_14_1","volume-title":"Intel and Core i7 (Nehalem) Dynamic Power Management","year":"2008","unstructured":"Intel. Intel and Core i7 (Nehalem) Dynamic Power Management , 2008 . Intel. Intel and Core i7 (Nehalem) Dynamic Power Management, 2008."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250686"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/1331699.1331733"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859623"},{"key":"e_1_3_2_1_18_1","volume-title":"Fast Instruction Window for Tolerating Cache Misses. In Proc. of the 29th Annual Intnl. Symp. on Computer Architecture","author":"Lebeck A. R.","year":"2002","unstructured":"A. R. Lebeck , T. Li , E. Rotenberg , J. Koppanalil , and J. P. Patwardhan . A Large , Fast Instruction Window for Tolerating Cache Misses. In Proc. of the 29th Annual Intnl. Symp. on Computer Architecture , May 2002 . A. R. Lebeck, T. Li, E. Rotenberg, J. Koppanalil, and J. P. Patwardhan. A Large, Fast Instruction Window for Tolerating Cache Misses. In Proc. of the 29th Annual Intnl. Symp. on Computer Architecture, May 2002."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261383"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264201"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545251"},{"key":"e_1_3_2_1_24_1","first-page":"2","volume-title":"Direct Instruction Wakeup for Out-of-Order Processors. In IWIA '04: Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04)","author":"Ramirez M. A.","year":"2004","unstructured":"M. A. Ramirez , A. Cristal , A. V. Veidenbaum , L. Villa , and M. Valero . Direct Instruction Wakeup for Out-of-Order Processors. In IWIA '04: Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04) , pages 2 -- 9 , Washington, DC, USA , 2004 . IEEE Computer Society. M. A. Ramirez, A. Cristal, A. V. Veidenbaum, L. Villa, and M. Valero. Direct Instruction Wakeup for Out-of-Order Processors. In IWIA '04: Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04), pages 2--9, Washington, DC, USA, 2004. IEEE Computer Society."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859667"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.28"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250704"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.39"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/30350.30354"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024407"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523067"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232993"},{"key":"e_1_3_2_1_34_1","volume-title":"Proc. of the 9th Intnl. Conf. on Architectural Support for Programming Languages and Operating Systems","author":"Venkatesh G.","year":"2000","unstructured":"G. Venkatesh , J. Sampson , N. Goulding , S. Garcia , V. Bryksin , J. Lugo-- Martinez , S. Swanson , and M. B. Taylor . Conservation Cores: Reducing the Energy of Mature Computations . In Proc. of the 9th Intnl. Conf. on Architectural Support for Programming Languages and Operating Systems , Nov. 2000 . G. Venkatesh, J. Sampson, N. Goulding, S. Garcia, V. Bryksin, J. Lugo--Martinez, S. Swanson, and M. B. Taylor. Conservation Cores: Reducing the Energy of Mature Computations. In Proc. of the 9th Intnl. Conf. on Architectural Support for Programming Languages and Operating Systems, Nov. 2000."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183427"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"}],"event":{"name":"ISCA '10: The 37th Annual International Symposium on Computer Architecture","location":"Saint-Malo France","acronym":"ISCA '10","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS"]},"container-title":["Proceedings of the 37th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1815961.1815966","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1815961.1815966","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:39:43Z","timestamp":1750232383000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1815961.1815966"}},"subtitle":["a scalable core for power-constrained CMPs"],"short-title":[],"issued":{"date-parts":[[2010,6,19]]},"references-count":35,"alternative-id":["10.1145\/1815961.1815966","10.1145\/1815961"],"URL":"https:\/\/doi.org\/10.1145\/1815961.1815966","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1816038.1815966","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2010,6,19]]},"assertion":[{"value":"2010-06-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}