{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T17:46:15Z","timestamp":1774719975689,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":40,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,19]],"date-time":"2010-06-19T00:00:00Z","timestamp":1276905600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,19]]},"DOI":"10.1145\/1815961.1815968","type":"proceedings-article","created":{"date-parts":[[2010,6,22]],"date-time":"2010-06-22T08:21:27Z","timestamp":1277194887000},"page":"37-47","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":293,"title":["Understanding sources of inefficiency in general-purpose chips"],"prefix":"10.1145","author":[{"given":"Rehan","family":"Hameed","sequence":"first","affiliation":[{"name":"Stanford University, Stanford, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wajahat","family":"Qadeer","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Megan","family":"Wachs","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Omid","family":"Azizi","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex","family":"Solomatnikov","sequence":"additional","affiliation":[{"name":"Hicamp Systems, Menlo Park, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Benjamin C.","family":"Lee","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stephen","family":"Richardson","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christos","family":"Kozyrakis","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Horowitz","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,6,19]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.140"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278544"},{"key":"e_1_3_2_1_3_1","volume-title":"IEEE Int. Conf. Image Processing (ICIP'04)","author":"Iverson V.","year":"2004","unstructured":"Iverson , V. ; McVeigh , J. ; Reese , B. , \" Real -time H. 264\/avc Codec on Intel architectures,\" IEEE Int. Conf. Image Processing (ICIP'04) , 2004 . Iverson, V.; McVeigh, J.; Reese, B., \"Real-time H.264\/avc Codec on Intel architectures,\" IEEE Int. Conf. Image Processing (ICIP'04), 2004."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2006.873163"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.987095"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2008.1"},{"key":"e_1_3_2_1_7_1","volume-title":"Speeding Implementation and Increasing Flexibility","author":"McCloud S.","year":"1931","unstructured":"McCloud , S. ; \" Catapult C Synthesis-Based Design Flow : Speeding Implementation and Increasing Flexibility \", Mentor Graphics Technical Library , http:\/\/www.techonline.com\/electronics_directory\/techpaper\/ 1931 02520, August 2004. McCloud, S.; \"Catapult C Synthesis-Based Design Flow: Speeding Implementation and Increasing Flexibility\", Mentor Graphics Technical Library, http:\/\/www.techonline.com\/electronics_directory\/techpaper\/193102520, August 2004."},{"key":"e_1_3_2_1_8_1","volume-title":"Inc. SoC Central","author":"Kathail V.","year":"2005","unstructured":"Kathail , V. , \" Creating power-efficient application engines for SoC design,\" Synfora , Inc. SoC Central , Feb 1, 2005 . Kathail,V., \"Creating power-efficient application engines for SoC design,\" Synfora, Inc. SoC Central, Feb 1, 2005."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996755"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555773"},{"key":"e_1_3_2_1_11_1","unstructured":"Intel Corp. Motion Estimation with Intel\u00ae Streaming SIMD Extensions 4 (Intel\u00ae SSE4). {Online}. Available: http:\/\/software.intel.com\/en-us\/articles\/motion-estimation-with-intel-streaming-simd-extensions-4-intel-sse4\/  Intel Corp. Motion Estimation with Intel\u00ae Streaming SIMD Extensions 4 (Intel\u00ae SSE4). {Online}. Available: http:\/\/software.intel.com\/en-us\/articles\/motion-estimation-with-intel-streaming-simd-extensions-4-intel-sse4\/"},{"key":"e_1_3_2_1_12_1","unstructured":"Intel Corp. Intel SSE4 Programming Reference. {Online}. Available: http:\/\/softwarecommunity.intel.com\/isn\/Downloads\/Intel%20SSE4%20Programming%20Reference.pdf.  Intel Corp. Intel SSE4 Programming Reference. {Online}. Available: http:\/\/softwarecommunity.intel.com\/isn\/Downloads\/Intel%20SSE4%20Programming%20Reference.pdf."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.156"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968307"},{"key":"e_1_3_2_1_15_1","volume-title":"Proceedings.","volume":"5960","author":"Shojania H.","year":"2005","unstructured":"Shojania , H. ; Sudharsanan , S. , \"A VLSI Architecture for High-Performance CABAC Encoding ,\" Visual Communications and Image Processing (SPIE) , 2005 . Proceedings. vol. 5960 , June 2005. Shojania, H.; Sudharsanan, S., \"A VLSI Architecture for High-Performance CABAC Encoding,\" Visual Communications and Image Processing (SPIE), 2005. Proceedings. vol. 5960, June 2005."},{"key":"e_1_3_2_1_16_1","volume-title":"Customizable Embedded Processors: Design Technologies and Applications (Systems on Silicon)","author":"Ienne P.","year":"2006","unstructured":"Ienne , P. ; Leupers , R. Customizable Embedded Processors: Design Technologies and Applications (Systems on Silicon) . Morgan Kaufmann Publishers Inc . 2006 Ienne, P.; Leupers, R. Customizable Embedded Processors: Design Technologies and Applications (Systems on Silicon). Morgan Kaufmann Publishers Inc. 2006"},{"key":"e_1_3_2_1_17_1","unstructured":"Tensilica Inc. \"Xtensa LX2 Benchmarks\" {Online}. Available: http:\/\/www.tensilica.com\/products\/xtensa-customizable\/xtensa-lx2\/benchmarks.htm  Tensilica Inc. \"Xtensa LX2 Benchmarks\" {Online}. Available: http:\/\/www.tensilica.com\/products\/xtensa-customizable\/xtensa-lx2\/benchmarks.htm"},{"key":"e_1_3_2_1_18_1","unstructured":"Tensilica Inc. \"The What Why and How of Configurable Processors.\" {Online}. Available: http:\/\/www.tensilica.com\/products\/literature-docs\/white-papers\/configurable-processors.htm  Tensilica Inc. \"The What Why and How of Configurable Processors.\" {Online}. Available: http:\/\/www.tensilica.com\/products\/literature-docs\/white-papers\/configurable-processors.htm"},{"key":"e_1_3_2_1_19_1","unstructured":"Tensilica Inc. \"Implementing the Advanced Encryption Standard on Xtensa\u00ae Processors\" Application note. {Online}. Available: http:\/\/www.tensilica.com\/products\/ literature-docs\/application-notes\/tie-application-notes\/advanced-encryption-standard.htm  Tensilica Inc. \"Implementing the Advanced Encryption Standard on Xtensa\u00ae Processors\" Application note. {Online}. Available: http:\/\/www.tensilica.com\/products\/ literature-docs\/application-notes\/tie-application-notes\/advanced-encryption-standard.htm"},{"key":"e_1_3_2_1_20_1","unstructured":"Tensilica Inc. \"Implementing the Fast Fourier Transform (FFT)\" Application note. {Online}. Available: http:\/\/www.tensilica.com\/products\/literature-docs\/application-notes\/tie-application-notes\/fast-fourier-transform-fft.htm  Tensilica Inc. \"Implementing the Fast Fourier Transform (FFT)\" Application note. {Online}. Available: http:\/\/www.tensilica.com\/products\/literature-docs\/application-notes\/tie-application-notes\/fast-fourier-transform-fft.htm"},{"key":"e_1_3_2_1_21_1","unstructured":"Tensilica Inc. \"Xtensa Processor Extensions for Data Encryption Standard (DES)\" Application note. {Online}. Available: http:\/\/www.tensilica.com\/products\/literature-docs\/application-notes\/tie-application-notes\/data-encryption-extensions.htm  Tensilica Inc. \"Xtensa Processor Extensions for Data Encryption Standard (DES)\" Application note. {Online}. Available: http:\/\/www.tensilica.com\/products\/literature-docs\/application-notes\/tie-application-notes\/data-encryption-extensions.htm"},{"key":"e_1_3_2_1_22_1","unstructured":"Tensilica Inc. \"How to Minimize Energy Consumption while Maximizing ASIC and SOC Performance\" White Paper. Available: http:\/\/www.tensilica.com\/uploads\/white_papers\/Xenergy_Tensilica.pdf  Tensilica Inc. \"How to Minimize Energy Consumption while Maximizing ASIC and SOC Performance\" White Paper. Available: http:\/\/www.tensilica.com\/uploads\/white_papers\/Xenergy_Tensilica.pdf"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2003.815165"},{"key":"e_1_3_2_1_24_1","volume-title":"ITU-T Recommendation H.264 and ISO\/IEC 14496-10 AVC","author":"Draft ITU-T","year":"2003","unstructured":"Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification , Joint Video Team , ITU-T Recommendation H.264 and ISO\/IEC 14496-10 AVC , May 2003 . Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification, Joint Video Team, ITU-T Recommendation H.264 and ISO\/IEC 14496-10 AVC, May 2003."},{"key":"e_1_3_2_1_25_1","unstructured":"Tensilica Inc. \"Xtensa Energy Estimator (Xenergy) --- User's Guide\"  Tensilica Inc. \"Xtensa Energy Estimator (Xenergy) --- User's Guide\""},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1274971.1274984"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183413"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1362622.1362674"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391493"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"crossref","unstructured":"Chang H.-C. Chen J.-W. Su C.-L. Yang Y.-C. Li Y. Chang C.-H. Chen Z.-M. Yang W.-S. Lin C.-C. Chen C.-W. Wang J.-S. and Guo J.-I. \"A 7mw-to-183mw dynamic quality-scalable h.264 video encoder chip \" Proceedings of 2007 IEEE ISSCC Dig. Tech. Papers  Chang H.-C. Chen J.-W. Su C.-L. Yang Y.-C. Li Y. Chang C.-H. Chen Z.-M. Yang W.-S. Lin C.-C. Chen C.-W. Wang J.-S. and Guo J.-I. \"A 7mw-to-183mw dynamic quality-scalable h.264 video encoder chip \" Proceedings of 2007 IEEE ISSCC Dig. Tech. Papers","DOI":"10.1109\/ISSCC.2007.373403"},{"key":"e_1_3_2_1_31_1","unstructured":"ISO\/IEC MPEG & ITU-T VCEG \"Fast Integer Pel and Fractional Pel Motion Estimation for JVT\" JVT-F017 2002  ISO\/IEC MPEG & ITU-T VCEG \"Fast Integer Pel and Fractional Pel Motion Estimation for JVT\" JVT-F017 2002"},{"key":"e_1_3_2_1_32_1","volume-title":"Proceedings of IEEE International Conference on Image Processing","author":"Yin P","year":"2003","unstructured":"Yin , P , Tourapis , H.-Y. C. , Tourapis , A. M. , and Boyce , J ., \" Fast mode decision and motion estimation for JVT\/H.264 \", Proceedings of IEEE International Conference on Image Processing , 2003 Yin, P, Tourapis, H.-Y. C., Tourapis, A. M., and Boyce, J., \"Fast mode decision and motion estimation for JVT\/H.264\", Proceedings of IEEE International Conference on Image Processing, 2003"},{"key":"e_1_3_2_1_33_1","article-title":"-Y., \"Analysis and Architecture Design of Variable Block-Size Motion Estimation for H.264\/AVC","author":"Chen C.-Y.","year":"2006","unstructured":"Chen , C.-Y. , Chien , S.-Y. , Huang , Y.-W. , Chen , T.-C. , Wang , T. C. and Chen , L . -Y., \"Analysis and Architecture Design of Variable Block-Size Motion Estimation for H.264\/AVC \", IEEE Transactions on Circuits and Systems , 2006 Chen, C.-Y., Chien, S.-Y., Huang, Y.-W., Chen, T.-C., Wang, T. C. and Chen, L.-Y., \"Analysis and Architecture Design of Variable Block-Size Motion Estimation for H.264\/AVC\", IEEE Transactions on Circuits and Systems, 2006","journal-title":"IEEE Transactions on Circuits and Systems"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228795"},{"key":"e_1_3_2_1_35_1","volume-title":"Proceedings of IEEE International Conference On Acoustics Speech And Signal Processing","author":"Chen T-C.","year":"2004","unstructured":"Chen , T-C. , Huang , Y.-W. and Chen , L . -G., \"Fully Utilized And Reusable Architecture For Fractional Motion Estimation Of H.264\/Avc \", Proceedings of IEEE International Conference On Acoustics Speech And Signal Processing , 2004 Chen, T-C., Huang, Y.-W. and Chen, L.-G., \"Fully Utilized And Reusable Architecture For Fractional Motion Estimation Of H.264\/Avc\", Proceedings of IEEE International Conference On Acoustics Speech And Signal Processing, 2004"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2006.883508"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jvcir.2005.05.004"},{"key":"e_1_3_2_1_38_1","unstructured":"Joint Video Team Reference Software JM8.6 ITU-T  Joint Video Team Reference Software JM8.6 ITU-T"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555805"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669159"}],"event":{"name":"ISCA '10: The 37th Annual International Symposium on Computer Architecture","location":"Saint-Malo France","acronym":"ISCA '10","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS"]},"container-title":["Proceedings of the 37th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1815961.1815968","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1815961.1815968","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:39:43Z","timestamp":1750232383000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1815961.1815968"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6,19]]},"references-count":40,"alternative-id":["10.1145\/1815961.1815968","10.1145\/1815961"],"URL":"https:\/\/doi.org\/10.1145\/1815961.1815968","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1816038.1815968","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2010,6,19]]},"assertion":[{"value":"2010-06-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}