{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T15:54:08Z","timestamp":1783007648243,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,19]],"date-time":"2010-06-19T00:00:00Z","timestamp":1276905600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,19]]},"DOI":"10.1145\/1815961.1815971","type":"proceedings-article","created":{"date-parts":[[2010,6,22]],"date-time":"2010-06-22T08:21:27Z","timestamp":1277194887000},"page":"60-71","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":390,"title":["High performance cache replacement using re-reference interval prediction (RRIP)"],"prefix":"10.1145","author":[{"given":"Aamer","family":"Jaleel","sequence":"first","affiliation":[{"name":"Intel Corporation, VSSAD, Hudson, MA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kevin B.","family":"Theobald","sequence":"additional","affiliation":[{"name":"Intel Corporation, MGD, Hillsboro, OR, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"suffix":"Jr.","given":"Simon C.","family":"Steely","sequence":"additional","affiliation":[{"name":"Intel Corporation, VSSAD, Hudson, MA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Joel","family":"Emer","sequence":"additional","affiliation":[{"name":"Intel Corporation, VSSAD, Hudson, MA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2010,6,19]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"July","year":"2002","unstructured":"\"Inside the Intel Itanium 2 Processor\" , HP Technical White Paper , July 2002 . \"Inside the Intel Itanium 2 Processor\", HP Technical White Paper, July 2002."},{"key":"e_1_3_2_1_2_1","unstructured":"\"UltraSPARC T2 supplement to the UltraSPARC architecture 2007\" Draft D1.4.3. 2007.  \"UltraSPARC T2 supplement to the UltraSPARC architecture 2007\" Draft D1.4.3. 2007."},{"key":"e_1_3_2_1_3_1","unstructured":"Intel. Intel Core i7 Processor. http:\/\/www.intel.com\/products\/processor\/corei7\/specifications.htm  Intel. Intel Core i7 Processor. http:\/\/www.intel.com\/products\/processor\/corei7\/specifications.htm"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/986537.986601"},{"key":"e_1_3_2_1_5_1","volume-title":"FAST","author":"Bansal S.","year":"2004","unstructured":"S. Bansal and D. S. Modha . \" CAR: Clock with Adaptive Replacement \", In FAST , 2004 . S. Bansal and D. S. Modha. \"CAR: Clock with Adaptive Replacement\", In FAST, 2004."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.36"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.52.0078"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669164"},{"key":"e_1_3_2_1_9_1","first-page":"217","volume-title":"Morse","author":"Corbat\u00f3 F. J.","year":"1969","unstructured":"F. J. Corbat\u00f3 , \"A paging experiment with the multics system,\" In Honor of P. M . Morse , pp. 217 -- 228 , MIT Press , 1969 . F. J. Corbat\u00f3, \"A paging experiment with the multics system,\" In Honor of P. M. Morse, pp. 217--228, MIT Press, 1969."},{"key":"e_1_3_2_1_10_1","volume-title":"MoBS","author":"Jaleel A.","year":"2008","unstructured":"A. Jaleel , R. Cohn , C. K. Luk , B. Jacob . CMP$im : A Pin-Based On-The-Fly MultiCore Cache Simulator . In MoBS , 2008 . A. Jaleel, R. Cohn, C. K. Luk, B. Jacob. CMP$im: A Pin-Based On-The-Fly MultiCore Cache Simulator. In MoBS, 2008."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454145"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/511334.511340"},{"key":"e_1_3_2_1_13_1","volume-title":"2Q: A low overhead high performance buffer management replacement algorithm,\" In VLDB Conf","author":"Johnson T.","year":"1994","unstructured":"T. Johnson and D. Shasha , \" 2Q: A low overhead high performance buffer management replacement algorithm,\" In VLDB Conf ., 1994 . T. Johnson and D. Shasha, \"2Q: A low overhead high performance buffer management replacement algorithm,\" In VLDB Conf., 1994."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/384285.379268"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601909"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379259"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2001.970573"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771793"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669139"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_22_1","volume-title":"ARC: A self-tuning, low overhead replacement cache,' in FAST","author":"Megiddo N.","year":"2003","unstructured":"N. Megiddo and D. S. Modha , \" ARC: A self-tuning, low overhead replacement cache,' in FAST , 2003 . N. Megiddo and D. S. Modha, \"ARC: A self-tuning, low overhead replacement cache,' in FAST, 2003."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/170035.170081"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.28"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.14"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/98457.98523"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346185"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.7"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555778"},{"key":"e_1_3_2_1_31_1","volume-title":"Conf","author":"Zhou Y.","year":"2001","unstructured":"Y. Zhou and J. F. Philbin , \" The multi-queue replacement algorithm for second level buffer caches,\" in USENIX Annual Tech . Conf , 2001 . Y. Zhou and J. F. Philbin, \"The multi-queue replacement algorithm for second level buffer caches,\" in USENIX Annual Tech. Conf, 2001."}],"event":{"name":"ISCA '10: The 37th Annual International Symposium on Computer Architecture","location":"Saint-Malo France","acronym":"ISCA '10","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS"]},"container-title":["Proceedings of the 37th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1815961.1815971","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1815961.1815971","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:39:43Z","timestamp":1750232383000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1815961.1815971"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6,19]]},"references-count":30,"alternative-id":["10.1145\/1815961.1815971","10.1145\/1815961"],"URL":"https:\/\/doi.org\/10.1145\/1815961.1815971","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1816038.1815971","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2010,6,19]]},"assertion":[{"value":"2010-06-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}