{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:45:46Z","timestamp":1772725546815,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,19]],"date-time":"2010-06-19T00:00:00Z","timestamp":1276905600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,19]]},"DOI":"10.1145\/1815961.1815972","type":"proceedings-article","created":{"date-parts":[[2010,6,22]],"date-time":"2010-06-22T08:21:27Z","timestamp":1277194887000},"page":"72-82","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":63,"title":["The virtual write queue"],"prefix":"10.1145","author":[{"given":"Jeffrey","family":"Stuecheli","sequence":"first","affiliation":[{"name":"The University of Texas, & IBM Corp., Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitris","family":"Kaseridis","sequence":"additional","affiliation":[{"name":"The University of Texas, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Daly","sequence":"additional","affiliation":[{"name":"IBM, Yorktown Heights, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hillery C.","family":"Hunter","sequence":"additional","affiliation":[{"name":"IBM, Yorktown Heights, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lizy K.","family":"John","sequence":"additional","affiliation":[{"name":"The University of Texas, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,6,19]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"6801982","article-title":"Read prediction algorithm to provide low latency reads with SDRAM cache","author":"Borkenhagen J.","year":"2004","unstructured":"J. Borkenhagen , B. Vanderpool & L. Whitley , \" Read prediction algorithm to provide low latency reads with SDRAM cache ,\" US Patent 6801982 , 2004 . J. Borkenhagen, B. Vanderpool & L. Whitley, \"Read prediction algorithm to provide low latency reads with SDRAM cache,\" US Patent 6801982, 2004.","journal-title":"US Patent"},{"key":"e_1_3_2_1_2_1","volume-title":"June","author":"Standard DRAM","year":"2007","unstructured":"DDR3 S DRAM Standard , J EDEC JESD79-3 , http:\/\/www.jedec.org , June 2007 . DDR3 SDRAM Standard, JEDEC JESD79-3, http:\/\/www.jedec.org, June 2007."},{"key":"e_1_3_2_1_3_1","unstructured":"3\n  .  P. Glaskowsky \"High-end server chips breaking records \" http:\/\/news.cnet.com\/8301--13512_3-10321740-23.html Aug. 2009.  3. P. Glaskowsky \"High-end server chips breaking records \" http:\/\/news.cnet.com\/8301--13512_3-10321740-23.html Aug. 2009."},{"key":"e_1_3_2_1_4_1","unstructured":"J. Hruska \"Nehalem by the numbers: The Ars review \" http:\/\/arstechnica.com\/hardware\/reviews\/2008\/11\/nehalem-launch-review.ars\/3.  J. Hruska \"Nehalem by the numbers: The Ars review \" http:\/\/arstechnica.com\/hardware\/reviews\/2008\/11\/nehalem-launch-review.ars\/3."},{"key":"e_1_3_2_1_5_1","volume-title":"DRAM, disk,\"","author":"Jacob B.","year":"2007","unstructured":"B. Jacob , S. Ng & D. Wang , \"Memory systems : Cache , DRAM, disk,\" Morgan Kaufmann Publishers Inc ., USA, 2007 . B. Jacob, S. Ng & D. Wang, \"Memory systems: Cache, DRAM, disk,\" Morgan Kaufmann Publishers Inc., USA, 2007."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630117"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1289290"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119879"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360132"},{"key":"e_1_3_2_1_10_1","unstructured":"W. Lin S. Reinhardt & D. Burger \"Reducing DRAM latencies with an integrated memory hierarchy design \" in Proceedings of the International Symposium on High-Performance Computer Architecture pp 301--312 2001.   W. Lin S. Reinhardt & D. Burger \"Reducing DRAM latencies with an integrated memory hierarchy design \" in Proceedings of the International Symposium on High-Performance Computer Architecture pp 301--312 2001."},{"key":"e_1_3_2_1_11_1","first-page":"94","volume-title":"Design, performance and power saving,\" in International Symposium on Performance Analysis of Systems & Software","author":"Lin J.","year":"2008","unstructured":"J. Lin , H. Zheng , Z. Zhu , Z. Zhang & H. David , \"DRAM-level prefetching for fully-buffered DIMM : Design, performance and power saving,\" in International Symposium on Performance Analysis of Systems & Software , pp 94 -- 104 , 2008 . J. Lin, H. Zheng, Z. Zhu, Z. Zhang & H. David, \"DRAM-level prefetching for fully-buffered DIMM: Design, performance and power saving,\" in International Symposium on Performance Analysis of Systems & Software, pp 94--104, 2008."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391691"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"e_1_3_2_1_14_1","article-title":"Memory bandwidth and machine balance in current high performance computers","author":"McCalpin J.","year":"1995","unstructured":"J. McCalpin , \" Memory bandwidth and machine balance in current high performance computers ,\" IEEE Computer Society Technical Committee on Computer Architecture (TCCA) Newsletter , 1995 . J. McCalpin, \"Memory bandwidth and machine balance in current high performance computers,\" IEEE Computer Society Technical Committee on Computer Architecture (TCCA) Newsletter, 1995.","journal-title":"IEEE Computer Society Technical Committee on Computer Architecture (TCCA) Newsletter"},{"key":"e_1_3_2_1_15_1","volume-title":"Technical Report: TN-49-02","year":"2004","unstructured":"Micron Technologies , Inc., \"Exploring the RLDRAM II Feature Set ,\" Technical Report: TN-49-02 , 2004 . Micron Technologies, Inc., \"Exploring the RLDRAM II Feature Set,\" Technical Report: TN-49-02, 2004."},{"key":"e_1_3_2_1_16_1","unstructured":"Micron Technologies Inc. DDR3 SDRAM system-power calculator revision 0.1 Mar. 2007.  Micron Technologies Inc. DDR3 SDRAM system-power calculator revision 0.1 Mar. 2007."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2009.12"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.24"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1393921.1393956"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_2_1_22_1","unstructured":"Simics Microarchitect's Toolset http:\/\/www.virtutech.com.  Simics Microarchitect's Toolset http:\/\/www.virtutech.com."},{"key":"e_1_3_2_1_23_1","unstructured":"Standard Performance Evaluation Corporation http:\/\/www.spec.org.  Standard Performance Evaluation Corporation http:\/\/www.spec.org."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/143369.143403"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.35"}],"event":{"name":"ISCA '10: The 37th Annual International Symposium on Computer Architecture","location":"Saint-Malo France","acronym":"ISCA '10","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS"]},"container-title":["Proceedings of the 37th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1815961.1815972","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1815961.1815972","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:39:43Z","timestamp":1750232383000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1815961.1815972"}},"subtitle":["coordinating DRAM and last-level cache policies"],"short-title":[],"issued":{"date-parts":[[2010,6,19]]},"references-count":25,"alternative-id":["10.1145\/1815961.1815972","10.1145\/1815961"],"URL":"https:\/\/doi.org\/10.1145\/1815961.1815972","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1816038.1815972","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2010,6,19]]},"assertion":[{"value":"2010-06-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}