{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:46:57Z","timestamp":1772164017744,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":34,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,19]],"date-time":"2010-06-19T00:00:00Z","timestamp":1276905600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,19]]},"DOI":"10.1145\/1815961.1815973","type":"proceedings-article","created":{"date-parts":[[2010,6,22]],"date-time":"2010-06-22T08:21:27Z","timestamp":1277194887000},"page":"83-93","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":129,"title":["Reducing cache power with low-cost, multi-bit error-correcting codes"],"prefix":"10.1145","author":[{"given":"Chris","family":"Wilkerson","sequence":"first","affiliation":[{"name":"Intel Laboratories, Hillsboro, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alaa R.","family":"Alameldeen","sequence":"additional","affiliation":[{"name":"Intel Laboratories, Hillsboro, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zeshan","family":"Chishti","sequence":"additional","affiliation":[{"name":"Intel Laboratories, Hillsbor, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Wu","sequence":"additional","affiliation":[{"name":"Intel Laboratories, Hillsboro, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dinesh","family":"Somasekhar","sequence":"additional","affiliation":[{"name":"Intel Laboratories, Hillsboro, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shih-lien","family":"Lu","sequence":"additional","affiliation":[{"name":"Intel Laboratories, Hillsboro, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,6,19]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852159"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908006"},{"key":"e_1_3_2_1_3_1","volume-title":"Algebraic coding theory","author":"Berlekamp E. R.","year":"1968","unstructured":"E. R. Berlekamp , Algebraic coding theory , New York : McGraw-Hill , chapter 7, 1968 . E. R. Berlekamp, Algebraic coding theory, New York: McGraw-Hill, chapter 7, 1968."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.238496"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1965.1053802"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892185"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1964.1053699"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.93"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"V. George \"45nm next generation Intel Core microarchitecture (Penryn) \" Hot Chips 19 Stanford CA Aug. 2007.  V. George \"45nm next generation Intel Core microarchitecture (Penryn) \" Hot Chips 19 Stanford CA Aug. 2007.","DOI":"10.1109\/HOTCHIPS.2007.7482514"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.38"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.678551"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224254"},{"key":"e_1_3_2_1_13_1","first-page":"861","article-title":"A construction method for double error correcting codes for application to main memories","volume":"60","author":"Imai H.","year":"1977","unstructured":"H. Imai and Y. Kamiyanagi , \" A construction method for double error correcting codes for application to main memories ,\" Transactions of the IECE Japan , vol. J 60 -D, pp. 861 -- 868 , Oct. 1977 . H. Imai and Y. Kamiyanagi, \"A construction method for double error correcting codes for application to main memories,\" Transactions of the IECE Japan, vol. J60-D, pp. 861--868, Oct. 1977.","journal-title":"Transactions of the IECE Japan"},{"key":"e_1_3_2_1_14_1","volume-title":"CA","author":"Kalla R.","year":"2009","unstructured":"R. Kalla , \"Power7 : IBM's next generation POWER microprocessor,\" Presentation at Hot Chips 21, Stanford , CA , Aug. 2009 . R. Kalla, \"Power7: IBM's next generation POWER microprocessor,\" Presentation at Hot Chips 21, Stanford, CA, Aug. 2009."},{"key":"e_1_3_2_1_15_1","first-page":"207","volume-title":"Optimization and Simulation","author":"Kim J.","year":"2000","unstructured":"J. Kim and M. Papaefthymiou , \" Dynamic memory design for low data-retention power,\" in Proceedings of the 10th International Workshop on Integrated Circuit Design, Power and Timing Modeling , Optimization and Simulation , pp. 207 -- 216 , Sep. 2000 . J. Kim and M. Papaefthymiou, \"Dynamic memory design for low data-retention power,\" in Proceedings of the 10th International Workshop on Integrated Circuit Design, Power and Timing Modeling, Optimization and Simulation, pp. 207--216, Sep. 2000."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817524"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.28"},{"key":"e_1_3_2_1_18_1","first-page":"1","volume-title":"Analysis of retention time distribution of embedded DRAM - A new method to characterize across-chip threshold voltage variation,\" in Proceedings of IEEE International Test Conference (ITC","author":"Kong W.","year":"2008","unstructured":"W. Kong , , \" Analysis of retention time distribution of embedded DRAM - A new method to characterize across-chip threshold voltage variation,\" in Proceedings of IEEE International Test Conference (ITC 2008 ), pp. 1 -- 7 , Oct. 2008. W. Kong, et al., \"Analysis of retention time distribution of embedded DRAM - A new method to characterize across-chip threshold voltage variation,\" in Proceedings of IEEE International Test Conference (ITC 2008), pp. 1--7, Oct. 2008."},{"key":"e_1_3_2_1_19_1","volume-title":"Error control coding","author":"Lin S.","year":"2004","unstructured":"S. Lin and D. J. Costello . Error control coding , Second Edition. Prentice-Hall, Inc. , Upper Saddle River, NJ, USA, 2004 . S. Lin and D. J. Costello. Error control coding, Second Edition. Prentice-Hall, Inc., Upper Saddle River, NJ, USA, 2004."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1965.1053833"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.491.0145"},{"key":"e_1_3_2_1_22_1","unstructured":"Micron Technology Inc. \"TN-41-01: Calculating memory system power for DDR3\" http:\/\/download.micron.com\/pdf\/ technotes\/ddr3\/TN41_01DDR3%20Power.pdf  Micron Technology Inc. \"TN-41-01: Calculating memory system power for DDR3\" http:\/\/download.micron.com\/pdf\/ technotes\/ddr3\/TN41_01DDR3%20Power.pdf"},{"key":"e_1_3_2_1_23_1","first-page":"247","article-title":"A 45nm logic technology with high-k+metal gate transistors, strained silicon, 9 Cu interconnect layers, 193nm dry patterning, and 100% Pb-free packaging","author":"Mistry K.","year":"2007","unstructured":"K. Mistry , , \" A 45nm logic technology with high-k+metal gate transistors, strained silicon, 9 Cu interconnect layers, 193nm dry patterning, and 100% Pb-free packaging ,\" in Proceedings of IEDM 2007 , pp. 247 -- 250 , Dec. 2007. K. Mistry, et al., \"A 45nm logic technology with high-k+metal gate transistors, strained silicon, 9 Cu interconnect layers, 193nm dry patterning, and 100% Pb-free packaging,\" in Proceedings of IEDM 2007, pp. 247--250, Dec. 2007.","journal-title":"Proceedings of IEDM"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1535\/itj.1002.03"},{"key":"e_1_3_2_1_25_1","first-page":"1","article-title":"al., \"A 32nm logic technology featuring 2nd-generation high-k + metal-gate transistors, enhanced channel strain and 0.171um2 SRAM cell size in a 291Mb array","author":"Natarajan S.","year":"2008","unstructured":"S. Natarajan , et. al., \"A 32nm logic technology featuring 2nd-generation high-k + metal-gate transistors, enhanced channel strain and 0.171um2 SRAM cell size in a 291Mb array ,\" in Proceedings of IEDM 2008 , pp. 1 -- 3 , Dec. 2008. S. Natarajan, et.al., \"A 32nm logic technology featuring 2nd-generation high-k + metal-gate transistors, enhanced channel strain and 0.171um2 SRAM cell size in a 291Mb array,\" in Proceedings of IEDM 2008, pp. 1--3, Dec. 2008.","journal-title":"Proceedings of IEDM"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280792"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.52"},{"key":"e_1_3_2_1_28_1","unstructured":"T. Rao E. Fujiwara \"Error-control coding for computer systems \" Prentice-Hall Inc. Upper Saddle River NJ 1989.   T. Rao E. Fujiwara \"Error-control coding for computer systems \" Prentice-Hall Inc. Upper Saddle River NJ 1989."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.5555\/1302494.1302862"},{"key":"e_1_3_2_1_30_1","first-page":"196","volume-title":"Multi-phase 1GHz voltage doubler charge-pump in 32nm logic process,\" in Proceedings of 2009 Symposium on VLSI Circuits","author":"Somasekhar D.","year":"2009","unstructured":"D. Somasekhar , , \" Multi-phase 1GHz voltage doubler charge-pump in 32nm logic process,\" in Proceedings of 2009 Symposium on VLSI Circuits , pp. 196 -- 197 , Jun. 2009 . D. Somasekhar, et al., \"Multi-phase 1GHz voltage doubler charge-pump in 32nm logic process,\" in Proceedings of 2009 Symposium on VLSI Circuits, pp. 196--197, Jun. 2009."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"crossref","unstructured":"D. Strukov \"The area and latency tradeoffs of binary bit-parallel BCH decoders for prospective nanoelectronic memories \" in Proceedings of 2006 Asilomar Conference on Signals Systems and Computers pp. 1183--1187 Oct. 2006.  D. Strukov \"The area and latency tradeoffs of binary bit-parallel BCH decoders for prospective nanoelectronic memories \" in Proceedings of 2006 Asilomar Conference on Signals Systems and Computers pp. 1183--1187 Oct. 2006.","DOI":"10.1109\/ACSSC.2006.354942"},{"key":"e_1_3_2_1_32_1","first-page":"155","volume-title":"Retention aware placement in DRAM (RAPID): Software methods for quasi-non-volatile DRAM,\" in Proceedings of 12th International Symposium on High Performance Computer Architecture (HPCA)","author":"Venkatesan R.","year":"2006","unstructured":"R. Venkatesan , S. Herr and E. Rotenberg , \" Retention aware placement in DRAM (RAPID): Software methods for quasi-non-volatile DRAM,\" in Proceedings of 12th International Symposium on High Performance Computer Architecture (HPCA) , pp. 155 -- 165 , Feb. 2006 . R. Venkatesan, S. Herr and E. Rotenberg, \"Retention aware placement in DRAM (RAPID): Software methods for quasi-non-volatile DRAM,\" in Proceedings of 12th International Symposium on High Performance Computer Architecture (HPCA), pp. 155--165, Feb. 2006."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555771"}],"event":{"name":"ISCA '10: The 37th Annual International Symposium on Computer Architecture","location":"Saint-Malo France","acronym":"ISCA '10","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS"]},"container-title":["Proceedings of the 37th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1815961.1815973","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1815961.1815973","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:39:43Z","timestamp":1750232383000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1815961.1815973"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6,19]]},"references-count":34,"alternative-id":["10.1145\/1815961.1815973","10.1145\/1815961"],"URL":"https:\/\/doi.org\/10.1145\/1815961.1815973","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1816038.1815973","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2010,6,19]]},"assertion":[{"value":"2010-06-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}