{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:46:56Z","timestamp":1772164016712,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,19]],"date-time":"2010-06-19T00:00:00Z","timestamp":1276905600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,19]]},"DOI":"10.1145\/1815961.1815981","type":"proceedings-article","created":{"date-parts":[[2010,6,22]],"date-time":"2010-06-22T08:21:27Z","timestamp":1277194887000},"page":"153-162","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":111,"title":["Morphable memory system"],"prefix":"10.1145","author":[{"given":"Moinuddin K.","family":"Qureshi","sequence":"first","affiliation":[{"name":"IBM Research, Yorktown Heights, NY, USA"}]},{"given":"Michele M.","family":"Franceschini","sequence":"additional","affiliation":[{"name":"IBM Research, Yorktown Heights, NY, USA"}]},{"given":"Luis A.","family":"Lastras-Monta\u00f1o","sequence":"additional","affiliation":[{"name":"IBM Research, Yorktown Heights, USA"}]},{"given":"John P.","family":"Karidis","sequence":"additional","affiliation":[{"name":"IBM Research, Yorktown Heights, USA"}]}],"member":"320","published-online":{"date-parts":[[2010,6,19]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"ITRS 2008 Update. http:\/\/www.itrs.net\/Links\/2008ITRS\/Home2008","unstructured":"International Technology Roadmap for Semiconductors , ITRS 2008 Update. http:\/\/www.itrs.net\/Links\/2008ITRS\/Home2008 .htm. International Technology Roadmap for Semiconductors, ITRS 2008 Update. http:\/\/www.itrs.net\/Links\/2008ITRS\/Home2008.htm."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.966496"},{"key":"e_1_3_2_1_3_1","unstructured":"Analog Devices Inc. Data Conversion Handbook.  Analog Devices Inc. Data Conversion Handbook."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006439"},{"issue":"11","key":"e_1_3_2_1_5_1","article-title":"A dual-mode NAND flash memory: 1-Gb multilevel and high-performance 512-Mb single-level modes","volume":"36","author":"Cho T.","year":"2001","unstructured":"T. Cho A dual-mode NAND flash memory: 1-Gb multilevel and high-performance 512-Mb single-level modes . IEEE Journal of Solid-State Circuits , 36 ( 11 ), 2001 . T. Cho et al. A dual-mode NAND flash memory: 1-Gb multilevel and high-performance 512-Mb single-level modes. IEEE Journal of Solid-State Circuits, 36(11), 2001.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"e_1_3_2_1_6_1","first-page":"267","volume-title":"ISCA-36","author":"Kevin L.","year":"2009","unstructured":"L. Kevin Disaggregated memory for expansion and sharing in blade servers . In ISCA-36 , pages 267 -- 278 , 2009 . L. Kevin et al. Disaggregated memory for expansion and sharing in blade servers. In ISCA-36, pages 267--278, 2009."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.32"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_3_2_1_9_1","volume-title":"FlexFS: A Flexible Flash File System for MLC NAND Flash Memory. In USENIX '09","author":"Lee S.","year":"2009","unstructured":"S. Lee FlexFS: A Flexible Flash File System for MLC NAND Flash Memory. In USENIX '09 , 2009 . S. Lee et al. FlexFS: A Flexible Flash File System for MLC NAND Flash Memory. In USENIX '09, 2009."},{"key":"e_1_3_2_1_10_1","volume-title":"HPCA-14","author":"Lin J.","year":"2008","unstructured":"J. Lin Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems . In HPCA-14 , 2008 . J. Lin et al. Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems. In HPCA-14, 2008."},{"key":"e_1_3_2_1_11_1","unstructured":"K. Luo etal Balancing throughput and fairness in SMT processors. In ISPASS-2001.  K. Luo et al. Balancing throughput and fairness in SMT processors. In ISPASS-2001."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.92.0078"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418973"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416645"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0465"},{"key":"e_1_3_2_1_18_1","volume-title":"Principles of data conversion system design","author":"Razavi B.","year":"1995","unstructured":"B. Razavi . Principles of data conversion system design . Wiley-IEEE Press ., New York, 1995 . B. Razavi. Principles of data conversion system design. Wiley-IEEE Press., New York, 1995."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/511334.511343"},{"key":"e_1_3_2_1_20_1","volume-title":"Standard Performance Evaluation Corporation. Requirements of SPEC CPU 2006","year":"2006","unstructured":"The Standard Performance Evaluation Corporation. Requirements of SPEC CPU 2006 . http:\/\/www.spec.org\/cpu 2006 \/Docs\/system-requirements.html. The Standard Performance Evaluation Corporation. Requirements of SPEC CPU 2006. http:\/\/www.spec.org\/cpu2006\/Docs\/system-requirements.html."},{"key":"e_1_3_2_1_21_1","volume-title":"HPCA-8","author":"Suh G. E.","year":"2002","unstructured":"G. E. Suh A new memory monitoring scheme for memory-aware scheduling and partitioning . In HPCA-8 , 2002 . G. E. Suh et al. A new memory monitoring scheme for memory-aware scheduling and partitioning. In HPCA-8, 2002."},{"key":"e_1_3_2_1_22_1","volume-title":"Solid State Storage Initiative (SNIA)","author":"Thatcher J.","year":"2009","unstructured":"J. Thatcher Nand flash solid state storage for the enterprise: An in-depth look at reliability . Solid State Storage Initiative (SNIA) , 2009 . J. Thatcher et al. Nand flash solid state storage for the enterprise: An in-depth look at reliability. Solid State Storage Initiative (SNIA), 2009."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/844128.844146"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024415"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"}],"event":{"name":"ISCA '10: The 37th Annual International Symposium on Computer Architecture","location":"Saint-Malo France","acronym":"ISCA '10","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS"]},"container-title":["Proceedings of the 37th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1815961.1815981","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1815961.1815981","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:39:43Z","timestamp":1750232383000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1815961.1815981"}},"subtitle":["a robust architecture for exploiting multi-level phase change memories"],"short-title":[],"issued":{"date-parts":[[2010,6,19]]},"references-count":25,"alternative-id":["10.1145\/1815961.1815981","10.1145\/1815961"],"URL":"https:\/\/doi.org\/10.1145\/1815961.1815981","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1816038.1815981","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2010,6,19]]},"assertion":[{"value":"2010-06-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}