{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,12]],"date-time":"2026-05-12T15:32:47Z","timestamp":1778599967476,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":56,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,19]],"date-time":"2010-06-19T00:00:00Z","timestamp":1276905600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,19]]},"DOI":"10.1145\/1815961.1815983","type":"proceedings-article","created":{"date-parts":[[2010,6,22]],"date-time":"2010-06-22T08:21:27Z","timestamp":1277194887000},"page":"175-186","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":174,"title":["Rethinking DRAM design and organization for energy-constrained multi-cores"],"prefix":"10.1145","author":[{"given":"Aniruddha N.","family":"Udipi","sequence":"first","affiliation":[{"name":"University of Utah, Salt Lake City, UT, USA"}]},{"given":"Naveen","family":"Muralimanohar","sequence":"additional","affiliation":[{"name":"Hewlett-Packard Laboratories, Palo Alto, CA, USA"}]},{"given":"Niladrish","family":"Chatterjee","sequence":"additional","affiliation":[{"name":"University of Utah, Salt Lake City, UT, USA"}]},{"given":"Rajeev","family":"Balasubramonian","sequence":"additional","affiliation":[{"name":"University of Utah, Salt Lake City, UT, USA"}]},{"given":"Al","family":"Davis","sequence":"additional","affiliation":[{"name":"University of Utah, Salt Lake City, UT, USA"}]},{"given":"Norman P.","family":"Jouppi","sequence":"additional","affiliation":[{"name":"Hewlett-Packard Laboratories, Palo Alto, CA, USA"}]}],"member":"320","published-online":{"date-parts":[[2010,6,19]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"CACTI\n  : An Integrated Cache and Memory Access Time Cycle Time Area Leakage and Dynamic Power Model. http:\/\/www.hpl.hp.com\/research\/cacti\/.  CACTI: An Integrated Cache and Memory Access Time Cycle Time Area Leakage and Dynamic Power Model. http:\/\/www.hpl.hp.com\/research\/cacti\/."},{"key":"e_1_3_2_1_2_1","unstructured":"HP Advanced Memory Protection Technologies - Technology Brief. http:\/\/www.hp.com.  HP Advanced Memory Protection Technologies - Technology Brief. http:\/\/www.hp.com."},{"key":"e_1_3_2_1_3_1","unstructured":"Micron System Power Calculator. http:\/\/www.micron.com\/support\/part info\/powercalc.  Micron System Power Calculator. http:\/\/www.micron.com\/support\/part info\/powercalc."},{"key":"e_1_3_2_1_4_1","unstructured":"STREAM - Sustainable Memory Bandwidth in High Performance Computers. http:\/\/www.cs.virginia.edu\/stream\/.  STREAM - Sustainable Memory Bandwidth in High Performance Computers. http:\/\/www.cs.virginia.edu\/stream\/."},{"key":"e_1_3_2_1_5_1","unstructured":"Virtutech Simics Full System Simulator. http:\/\/www.virtutech.com.  Virtutech Simics Full System Simulator. http:\/\/www.virtutech.com."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1994.315616"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2008.13"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654102"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1177\/109434209100500306"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1095408.1095420"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/1643608"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815978"},{"key":"e_1_3_2_1_13_1","volume-title":"Department of Computer Science","author":"Benia C.","year":"2008","unstructured":"C. Benia , S. Kumar , J. P. Singh , and K. Li . The PARSEC Benchmark Suite: Characterization and Architectural Implications. Technical report , Department of Computer Science , Princeton University , 2008 . C. Benia, S. Kumar, J. P. Singh, and K. Li. The PARSEC Benchmark Suite: Characterization and Architectural Implications. Technical report, Department of Computer Science, Princeton University, 2008."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024415"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379252"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/580550.876438"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.514095"},{"key":"e_1_3_2_1_18_1","volume-title":"IBM Microelectronics Division","author":"Dell T. J.","year":"1997","unstructured":"T. J. Dell . A Whitepaper on the Benefits of Chipkill-Correct ECC for PC Server Main Memory. Technical report , IBM Microelectronics Division , 1997 . T. J. Dell. A Whitepaper on the Benefits of Chipkill-Correct ECC for PC Server Main Memory. Technical report, IBM Microelectronics Division, 1997."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383118"},{"key":"e_1_3_2_1_20_1","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy J. L.","year":"2007","unstructured":"J. L. Hennessy and D. A. Patterson . Computer Architecture: A Quantitative Approach . Elsevier , 4 th edition, 2007 . J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach. Elsevier, 4th edition, 2007.","edition":"4"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/1247340.1247345"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077696"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658648"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.21"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-04478-0","volume-title":"VLSI Memory Chip Design","author":"Itoh K.","year":"2001","unstructured":"K. Itoh . VLSI Memory Chip Design . Springer , 2001 . K. Itoh. VLSI Memory Chip Design. Springer, 2001."},{"key":"e_1_3_2_1_26_1","unstructured":"ITRS. International Technology Roadmap for Semiconductors 2007 Edition. http:\/\/www.itrs.net\/Links\/2007ITRS\/Home2007.htm.  ITRS. International Technology Roadmap for Semiconductors 2007 Edition. http:\/\/www.itrs.net\/Links\/2007ITRS\/Home2007.htm."},{"key":"e_1_3_2_1_27_1","volume-title":"DRAM, Disk","author":"Jacob B.","year":"2008","unstructured":"B. Jacob , S. W. Ng , and D. T. Wang . Memory Systems - Cache , DRAM, Disk . Elsevier , 2008 . B. Jacob, S. W. Ng, and D. T. Wang. Memory Systems - Cache, DRAM, Disk. Elsevier, 2008."},{"key":"e_1_3_2_1_28_1","volume-title":"An Optimized Design for High-Performance Megabit DRAMs. Electronics and Communications in Japan, 72(8)","author":"Kumanoya M.","year":"2007","unstructured":"M. Kumanoya An Optimized Design for High-Performance Megabit DRAMs. Electronics and Communications in Japan, 72(8) , 2007 . M. Kumanoya et al. An Optimized Design for High-Performance Megabit DRAMs. Electronics and Communications in Japan, 72(8), 2007."},{"key":"e_1_3_2_1_29_1","volume-title":"SDRAM having posted CAS function of JEDEC standard","author":"La O.","year":"2002","unstructured":"O. La . SDRAM having posted CAS function of JEDEC standard , 2002 . United States Patent , Number 6483769. O. La. SDRAM having posted CAS function of JEDEC standard, 2002. United States Patent, Number 6483769."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379007"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771791"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250880"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.37"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555789"},{"key":"e_1_3_2_1_35_1","volume-title":"Dell","author":"Locklear D.","year":"2000","unstructured":"D. Locklear . Chipkill Correct Memory Architecture. Technical report , Dell , 2000 . D. Locklear. Chipkill Correct Memory Architecture. Technical report, Dell, 2000."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508269"},{"key":"e_1_3_2_1_38_1","volume-title":"Micron DDR2 SDRAM Part MT47H256M8","author":"Micron Technology Inc.","year":"2006","unstructured":"Micron Technology Inc. Micron DDR2 SDRAM Part MT47H256M8 , 2006 . Micron Technology Inc. Micron DDR2 SDRAM Part MT47H256M8, 2006."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.30"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.40"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.7"},{"key":"e_1_3_2_1_42_1","volume-title":"Power-Efficient SPARC SoC. In Proceedings of ISSCC","author":"Nawathe U.","year":"2007","unstructured":"U. Nawathe Power-Efficient SPARC SoC. In Proceedings of ISSCC , 2007 . U. Nawathe et al. An 8-Core 64-Thread 64b Power-Efficient SPARC SoC. In Proceedings of ISSCC, 2007."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598120"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555801"},{"key":"e_1_3_2_1_45_1","unstructured":"V. Romanchenko. Quad-Core Opteron: Architecture and Roadmaps. http:\/\/www.digital-daily.com\/cpu\/quad core opteron.  V. Romanchenko. Quad-Core Opteron: Architecture and Roadmaps. http:\/\/www.digital-daily.com\/cpu\/quad core opteron."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555349.1555372"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736045"},{"key":"e_1_3_2_1_48_1","unstructured":"R. Swinburne. Intel Core i7 - Nehalem Architecture Dive. http:\/\/www.bit-tech.net\/hardware\/2008\/11\/03\/intel-core-i7-nehalem-architecture-dive\/.  R. Swinburne. Intel Core i7 - Nehalem Architecture Dive. http:\/\/www.bit-tech.net\/hardware\/2008\/11\/03\/intel-core-i7-nehalem-architecture-dive\/."},{"key":"e_1_3_2_1_49_1","volume-title":"HP Laboratories","author":"Thoziyoor S.","year":"2007","unstructured":"S. Thoziyoor , N. Muralimanohar , and N. Jouppi . CACTI 5.0. Technical report , HP Laboratories , 2007 . S. Thoziyoor, N. Muralimanohar, and N. Jouppi. CACTI 5.0. Technical report, HP Laboratories, 2007."},{"key":"e_1_3_2_1_50_1","volume-title":"Protection Agency - Energy Star Program. Report To Congress on Server and Data Center Energy Efficiency - Public Law 109-431","author":"Environmental U.S.","year":"2007","unstructured":"U.S. Environmental Protection Agency - Energy Star Program. Report To Congress on Server and Data Center Energy Efficiency - Public Law 109-431 , 2007 . U.S. Environmental Protection Agency - Energy Star Program. Report To Congress on Server and Data Center Energy Efficiency - Public Law 109-431, 2007."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.35"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105748"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380850"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.89"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736064"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771792"}],"event":{"name":"ISCA '10: The 37th Annual International Symposium on Computer Architecture","location":"Saint-Malo France","acronym":"ISCA '10","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS"]},"container-title":["Proceedings of the 37th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1815961.1815983","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1815961.1815983","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:39:43Z","timestamp":1750232383000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1815961.1815983"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6,19]]},"references-count":56,"alternative-id":["10.1145\/1815961.1815983","10.1145\/1815961"],"URL":"https:\/\/doi.org\/10.1145\/1815961.1815983","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1816038.1815983","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2010,6,19]]},"assertion":[{"value":"2010-06-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}