{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:47:09Z","timestamp":1772164029618,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":42,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,19]],"date-time":"2010-06-19T00:00:00Z","timestamp":1276905600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,19]]},"DOI":"10.1145\/1815961.1815987","type":"proceedings-article","created":{"date-parts":[[2010,6,22]],"date-time":"2010-06-22T08:21:27Z","timestamp":1277194887000},"page":"210-221","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":88,"title":["Conflict exceptions"],"prefix":"10.1145","author":[{"given":"Brandon","family":"Lucia","sequence":"first","affiliation":[{"name":"University of Washington, Seattle, WA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luis","family":"Ceze","sequence":"additional","affiliation":[{"name":"University of Washington, Seattle, WA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Karin","family":"Strauss","sequence":"additional","affiliation":[{"name":"Microsoft Research, Redmond, WA & University of Washington, Seattle, WA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shaz","family":"Qadeer","sequence":"additional","affiliation":[{"name":"Microsoft Research, Redmond, WA & University of Washington, Seattle, WA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hans-J.","family":"Boehm","sequence":"additional","affiliation":[{"name":"Hewlett Packard Laboratories, Palo Alto, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,6,19]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1119479.1119480"},{"key":"e_1_3_2_1_2_1","volume-title":"CACM","author":"Adve S. V.","unstructured":"S. V. Adve and H.-J. Boehm . Memory Models: A Case for Rethinking Parallel Languages and Hardware. to appear , CACM ; authors' preliminary version at http:\/\/rsim.cs.uiuc.edu\/Pubs\/10-cacm-memory-models.pdf. S. V. Adve and H.-J. Boehm. Memory Models: A Case for Rethinking Parallel Languages and Hardware. to appear, CACM; authors' preliminary version at http:\/\/rsim.cs.uiuc.edu\/Pubs\/10-cacm-memory-models.pdf."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.546611"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325100"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/115952.115976"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.41"},{"key":"e_1_3_2_1_7_1","volume-title":"CONCUR","author":"Andrews T.","year":"2003","unstructured":"T. Andrews , S. Qadeer , S. K. Rajamani , J. Rehof , and Y. Xie . Zing: Exploiting Program Structure for Model Checking Concurrent Software . In CONCUR , 2003 . T. Andrews, S. Qadeer, S. K. Rajamani, J. Rehof, and Y. Xie. Zing: Exploiting Program Structure for Model Checking Concurrent Software. In CONCUR, 2003."},{"key":"e_1_3_2_1_8_1","volume-title":"VAMP","author":"Aspinall D.","year":"2007","unstructured":"D. Aspinall and J. Sevcik . Java Memory Model Examples: Good, Bad, and Ugly . In VAMP , 2007 . D. Aspinall and J. Sevcik. Java Memory Model Examples: Good, Bad, and Ugly. In VAMP, 2007."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.24"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1640089.1640097"},{"key":"e_1_3_2_1_12_1","volume-title":"PLDI FIT","author":"Boehm H.","year":"2009","unstructured":"H. Boehm . Simple Thread Semantics Require Race Detection . PLDI FIT , 2009 . H. Boehm. Simple Thread Semantics Require Race Detection. PLDI FIT, 2009."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375581.1375591"},{"key":"e_1_3_2_1_14_1","volume-title":"USENIX HotPar","author":"Ceze L.","year":"2009","unstructured":"L. Ceze , J. Devietti , B. Lucia , and S. Qadeer . A Case for System Support for Concurrency Exceptions . In USENIX HotPar , 2009 . L. Ceze, J. Devietti, B. Lucia, and S. Qadeer. A Case for System Support for Concurrency Exceptions. In USENIX HotPar, 2009."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250697"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250762"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542476.1542490"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300993"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3472-0_11"},{"key":"e_1_3_2_1_20_1","unstructured":"IBM Intel and Sun. Draft specification of transactional language constructs for C++ version 1.0. http:\/\/software.intel.com\/file\/21569 August 2009.  IBM Intel and Sun. Draft specification of transactional language constructs for C++ version 1.0. http:\/\/software.intel.com\/file\/21569 August 2009."},{"key":"e_1_3_2_1_21_1","volume-title":"IEEE Standard 1003.1-2001","author":"IEEE and The Open Group","year":"2001","unstructured":"IEEE and The Open Group . IEEE Standard 1003.1-2001 , 2001 . IEEE and The Open Group. IEEE Standard 1003.1-2001, 2001."},{"key":"e_1_3_2_1_22_1","unstructured":"ISO\/IEC JTC1\/SC22\/WG21. ISO\/IEC 14882 Programming Language - C++ (Final Committee Draft). http:\/\/www.open-std.org\/jtc1\/sc22\/wg21\/docs\/papers\/2010\/n3092.pdf March 2010.  ISO\/IEC JTC1\/SC22\/WG21. ISO\/IEC 14882 Programming Language - C++ (Final Committee Draft). http:\/\/www.open-std.org\/jtc1\/sc22\/wg21\/docs\/papers\/2010\/n3092.pdf March 2010."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675439"},{"key":"e_1_3_2_1_24_1","volume-title":"Hiding Relaxed Memory Consistency with Compilers. In International Conference on Parallel Architectures and Compilation Techniques (PACT)","author":"Lee J.","year":"2000","unstructured":"J. Lee and D. Padua . Hiding Relaxed Memory Consistency with Compilers. In International Conference on Parallel Architectures and Compilation Techniques (PACT) , 2000 . J. Lee and D. Padua. Hiding Relaxed Memory Consistency with Compilers. In International Conference on Parallel Architectures and Compilation Techniques (PACT), 2000."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168864"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1040305.1040336"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1806596.1806636"},{"key":"e_1_3_2_1_29_1","volume-title":"Cherry: Checkpointed Early Resource Recycling in Out-of-order Microprocessors. In International Symposium on Microarchitecture (MICRO)","author":"Mart\u00ednez J. F.","year":"2002","unstructured":"J. F. Mart\u00ednez , J. Renau , M.C. Huang , M. Prvulovic , and J. Torrellas . Cherry: Checkpointed Early Resource Recycling in Out-of-order Microprocessors. In International Symposium on Microarchitecture (MICRO) , November 2002 . J. F. Mart\u00ednez, J. Renau, M.C. Huang, M. Prvulovic, and J. Torrellas. Cherry: Checkpointed Early Resource Recycling in Out-of-order Microprocessors. In International Symposium on Microarchitecture (MICRO), November 2002."},{"key":"e_1_3_2_1_30_1","volume-title":"LogTM: Log-based Transactional Memory. In International Symposium on High-Performance Computer Architecture (HPCA)","author":"Moore K.","year":"2006","unstructured":"K. Moore , K. E. Moore , J. Bobba , M. J. Moravan , M. D. Hill , and D. A. Wood . LogTM: Log-based Transactional Memory. In International Symposium on High-Performance Computer Architecture (HPCA) , 2006 . K. Moore, K. E. Moore, J. Bobba, M. J. Moravan, M. D. Hill, and D. A. Wood. LogTM: Log-based Transactional Memory. In International Symposium on High-Performance Computer Architecture (HPCA), 2006."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555797"},{"key":"e_1_3_2_1_32_1","unstructured":"C. Nelson and H.-J. Boehm. Concurrency Memory Model (final revision). C++ standards committee paper WG21\/N2429=J16\/07-0299 http:\/\/www.open-std.org\/JTC1\/SC22\/WG21\/docs\/papers\/2007\/n2429.htm October 2007.  C. Nelson and H.-J. Boehm. Concurrency Memory Model (final revision). C++ standards committee paper WG21\/N2429=J16\/07-0299 http:\/\/www.open-std.org\/JTC1\/SC22\/WG21\/docs\/papers\/2007\/n2429.htm October 2007."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859632"},{"key":"e_1_3_2_1_34_1","volume-title":"The Java Memory Model is Fatally Flawed. Concurrency - Practice and Experience, 12(6)","author":"Pugh W.","year":"2000","unstructured":"W. Pugh . The Java Memory Model is Fatally Flawed. Concurrency - Practice and Experience, 12(6) , 2000 . W. Pugh. The Java Memory Model is Fatally Flawed. Concurrency - Practice and Experience, 12(6), 2000."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.54"},{"key":"e_1_3_2_1_36_1","volume-title":"January","author":"Renau J.","year":"2005","unstructured":"J. Renau , B. Fraguela , J. Tuck , W. Liu , M. Prvulovic , L. Ceze , S. Sarangi , P. Sack , K. Strauss , and P. Montesinos . SESC Simulator , January 2005 . http:\/\/sesc.sourceforge.net. J. Renau, B. Fraguela, J. Tuck, W. Liu, M. Prvulovic, L. Ceze, S. Sarangi, P. Sack, K. Strauss, and P. Montesinos. SESC Simulator, January 2005. http:\/\/sesc.sourceforge.net."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-70592-5_3"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/42190.42277"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4612-5016-6","volume-title":"Reference Manual for the Ada Programming Language: ANSI\/MIL-STD-1815A-1983 Standard 1003.1-2001","author":"United States Department of Defense.","year":"1983","unstructured":"United States Department of Defense. Reference Manual for the Ada Programming Language: ANSI\/MIL-STD-1815A-1983 Standard 1003.1-2001 , 1983 . Springer . United States Department of Defense. Reference Manual for the Ada Programming Language: ANSI\/MIL-STD-1815A-1983 Standard 1003.1-2001, 1983. Springer."},{"key":"e_1_3_2_1_40_1","volume-title":"Implementing Kilo-Instruction Multiprocessors. In International Conference on Pervasive Services (ICPS)","author":"Vallejo E.","year":"2005","unstructured":"E. Vallejo , M. Galluzzi , A. Cristal , F. Vallejo , R. Beivide , P. Stenstrom , J. E. Smith , and M. Valero . Implementing Kilo-Instruction Multiprocessors. In International Conference on Pervasive Services (ICPS) , 2005 . E. Vallejo, M. Galluzzi, A. Cristal, F. Vallejo, R. Beivide, P. Stenstrom, J. E. Smith, and M. Valero. Implementing Kilo-Instruction Multiprocessors. In International Conference on Pervasive Services (ICPS), 2005."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250696"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346191"}],"event":{"name":"ISCA '10: The 37th Annual International Symposium on Computer Architecture","location":"Saint-Malo France","acronym":"ISCA '10","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS"]},"container-title":["Proceedings of the 37th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1815961.1815987","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1815961.1815987","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:39:44Z","timestamp":1750232384000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1815961.1815987"}},"subtitle":["simplifying concurrent language semantics with precise hardware exceptions for data-races"],"short-title":[],"issued":{"date-parts":[[2010,6,19]]},"references-count":42,"alternative-id":["10.1145\/1815961.1815987","10.1145\/1815961"],"URL":"https:\/\/doi.org\/10.1145\/1815961.1815987","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1816038.1815987","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2010,6,19]]},"assertion":[{"value":"2010-06-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}