{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:46:57Z","timestamp":1772164017753,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,19]],"date-time":"2010-06-19T00:00:00Z","timestamp":1276905600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,19]]},"DOI":"10.1145\/1815961.1815996","type":"proceedings-article","created":{"date-parts":[[2010,6,22]],"date-time":"2010-06-22T08:21:27Z","timestamp":1277194887000},"page":"270-279","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":58,"title":["Thread tailor"],"prefix":"10.1145","author":[{"given":"Janghaeng","family":"Lee","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haicheng","family":"Wu","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Madhumitha","family":"Ravichandran","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nathan","family":"Clark","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,6,19]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Program analysis and specialization for the c programming language. Technical report","author":"Andersen L. O.","year":"1994","unstructured":"L. O. Andersen . Program analysis and specialization for the c programming language. Technical report , University of Copenhagen , 1994 . L. O. Andersen. Program analysis and specialization for the c programming language. Technical report, University of Copenhagen, 1994."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.11"},{"key":"e_1_3_2_1_4_1","first-page":"255","volume-title":"Proc. of the 2000 International Symposium on on Operating Systems Design and Implementation","author":"Corbalan J.","year":"2008","unstructured":"J. Corbalan , X. Martorell , and J. Labarta . Performance-driven processor allocation . In Proc. of the 2000 International Symposium on on Operating Systems Design and Implementation , pages 255 -- 266 , 2008 . J. Corbalan, X. Martorell, and J. Labarta. Performance-driven processor allocation. In Proc. of the 2000 International Symposium on on Operating Systems Design and Implementation, pages 255--266, 2008."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183426"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/99.660313"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2008.4536297"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/800263.809204"},{"key":"e_1_3_2_1_9_1","volume-title":"Computers and Intractability: A Guide to the Theory of NP-Completeness","author":"Garey M. R.","year":"1979","unstructured":"M. R. Garey and D. S. Johnson . Computers and Intractability: A Guide to the Theory of NP-Completeness . W. H. Freeman & Co. , 1979 . M. R. Garey and D. S. Johnson. Computers and Intractability: A Guide to the Theory of NP-Completeness. W. H. Freeman & Co., 1979."},{"key":"e_1_3_2_1_10_1","volume-title":"Ct: C for throughput computing (whitepaper)","author":"Ghuloum A.","year":"2009","unstructured":"A. Ghuloum . Ct: C for throughput computing (whitepaper) , 2009 . http:\/\/techresearch.intel.com\/articles\/Tera-Scale\/1514.htm. A. Ghuloum. Ct: C for throughput computing (whitepaper), 2009. http:\/\/techresearch.intel.com\/articles\/Tera-Scale\/1514.htm."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1216374.1216379"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065944.1065976"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1970.tb01770.x"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375581.1375596"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250759"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/876874.878636"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006707"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956569"},{"key":"e_1_3_2_1_19_1","volume-title":"Asymmetricity Aware Scheduling Algorithms for Asymmetric Processors. In Workshop on the Interaction between Operating Systems and Computer Architecture","author":"Lakshiminarayana N.","year":"2009","unstructured":"N. Lakshiminarayana , S. Rao , and H. Kim . Asymmetricity Aware Scheduling Algorithms for Asymmetric Processors. In Workshop on the Interaction between Operating Systems and Computer Architecture , 2009 . N. Lakshiminarayana, S. Rao, and H. Kim. Asymmetricity Aware Scheduling Algorithms for Asymmetric Processors. In Workshop on the Interaction between Operating Systems and Computer Architecture, 2009."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/977395.977673"},{"key":"e_1_3_2_1_21_1","first-page":"77","volume-title":"Proc. of the 12th International Symposium on High-Performance Computer Architecture","author":"Li J.","year":"2006","unstructured":"J. Li and J. Martinez . Dynamic power-performance adaptation of parallel computation on chip multiprocessors . In Proc. of the 12th International Symposium on High-Performance Computer Architecture , pages 77 -- 87 , 2006 . J. Li and J. Martinez. Dynamic power-performance adaptation of parallel computation on chip multiprocessors. In Proc. of the 12th International Symposium on High-Performance Computer Architecture, pages 77--87, 2006."},{"key":"e_1_3_2_1_22_1","volume-title":"Proc. of ISSCC.","author":"Nawathe U.","unstructured":"U. Nawathe An 8-core, 64-thread, 64-bit, power efficient SPARC SoC (Niagara2), Feb. 2007 . In Proc. of ISSCC. U. Nawathe et al. An 8-core, 64-thread, 64-bit, power efficient SPARC SoC (Niagara2), Feb. 2007. In Proc. of ISSCC."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1242531.1242541"},{"key":"e_1_3_2_1_24_1","volume-title":"June","year":"2007","unstructured":"Nvidia. CUDA Programming Guide , June 2007 . http:\/\/developer.download.nvidia.com\/compute\/cuda. Nvidia. CUDA Programming Guide, June 2007. http:\/\/developer.download.nvidia.com\/compute\/cuda."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237140"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/951710.951729"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2007.905532"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346317"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250753"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.7"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555778"}],"event":{"name":"ISCA '10: The 37th Annual International Symposium on Computer Architecture","location":"Saint-Malo France","acronym":"ISCA '10","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS"]},"container-title":["Proceedings of the 37th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1815961.1815996","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1815961.1815996","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:39:44Z","timestamp":1750232384000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1815961.1815996"}},"subtitle":["dynamically weaving threads together for efficient, adaptive parallel applications"],"short-title":[],"issued":{"date-parts":[[2010,6,19]]},"references-count":33,"alternative-id":["10.1145\/1815961.1815996","10.1145\/1815961"],"URL":"https:\/\/doi.org\/10.1145\/1815961.1815996","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1816038.1815996","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2010,6,19]]},"assertion":[{"value":"2010-06-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}