{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T03:55:06Z","timestamp":1776916506788,"version":"3.51.2"},"publisher-location":"New York, NY, USA","reference-count":41,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,19]],"date-time":"2010-06-19T00:00:00Z","timestamp":1276905600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,19]]},"DOI":"10.1145\/1815961.1815999","type":"proceedings-article","created":{"date-parts":[[2010,6,22]],"date-time":"2010-06-22T08:21:27Z","timestamp":1277194887000},"page":"290-301","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":49,"title":["A case for FAME"],"prefix":"10.1145","author":[{"given":"Zhangxi","family":"Tan","sequence":"first","affiliation":[{"name":"University of California, Berkeley, Berkeley, CA, USA"}]},{"given":"Andrew","family":"Waterman","sequence":"additional","affiliation":[{"name":"University of California, Berkeley, Berkeley, CA, USA"}]},{"given":"Henry","family":"Cook","sequence":"additional","affiliation":[{"name":"University of California, Berkeley, Berkeley, CA, USA"}]},{"given":"Sarah","family":"Bird","sequence":"additional","affiliation":[{"name":"University of California, Berkeley, Berkeley, CA, USA"}]},{"given":"Krste","family":"Asanovi\u0107","sequence":"additional","affiliation":[{"name":"University of California, Berkeley, Berkeley, CA, USA"}]},{"given":"David","family":"Patterson","sequence":"additional","affiliation":[{"name":"University of California, Berkeley, Berkeley, CA, USA"}]}],"member":"320","published-online":{"date-parts":[[2010,6,19]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Incisive Enterprise Palladium Series with Incisive XE Software http:\/\/www.cadence.com\/rl\/Resources\/datasheets\/incisive enterprise palladium.pdf.  Incisive Enterprise Palladium Series with Incisive XE Software http:\/\/www.cadence.com\/rl\/Resources\/datasheets\/incisive enterprise palladium.pdf."},{"key":"e_1_3_2_1_2_1","volume-title":"http:\/\/www.xilinx.com\/tools\/microblaze.htm","year":"2009","unstructured":"MicroBlaze Soft Processor Core , http:\/\/www.xilinx.com\/tools\/microblaze.htm , 2009 . MicroBlaze Soft Processor Core, http:\/\/www.xilinx.com\/tools\/microblaze.htm, 2009."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/77726.255132"},{"key":"e_1_3_2_1_4_1","volume-title":"Amazon Elastic Compute Cloud (Amazon EC2)","author":"Amazon Inc.","year":"2010","unstructured":"Amazon Inc. Amazon Elastic Compute Cloud (Amazon EC2) . Amazon Inc ., http:\/\/aws.amazon.com\/ec2\/#pricing, 2010 . Amazon Inc. Amazon Elastic Compute Cloud (Amazon EC2). Amazon Inc., http:\/\/aws.amazon.com\/ec2\/#pricing, 2010."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1562764.1562783"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_8_1","volume-title":"University of California","author":"Bird S.","year":"2010","unstructured":"S. Bird . Software Knows Best: A Case for Hardware Transparency and Measurability. Master's thesis, EECS Department , University of California , Berkeley , May 2010 . S. Bird. Software Knows Best: A Case for Hardware Transparency and Measurability. Master's thesis, EECS Department, University of California, Berkeley, May 2010."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.36"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2009.44"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/1331699.1331723"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534925"},{"key":"e_1_3_2_1_13_1","volume-title":"HotPar10","author":"Colmenares J.","year":"2010","unstructured":"J. Colmenares Resource Management in the Tessellation Manycore OS . In HotPar10 , Berkeley, CA , June 2010 . J. Colmenares et al. Resource Management in the Tessellation Manycore OS. In HotPar10, Berkeley, CA, June 2010."},{"key":"e_1_3_2_1_14_1","volume-title":"Proc. of the Workshop on Architecture Research using FPGA Platforms, held at HPCA-12","author":"Dave N.","year":"2006","unstructured":"N. Dave Implementing a functional\/timing partitioned microprocessor simulator with an FPGA . In Proc. of the Workshop on Architecture Research using FPGA Platforms, held at HPCA-12 , Feb. 2006 . N. Dave et al. Implementing a functional\/timing partitioned microprocessor simulator with an FPGA. In Proc. of the Workshop on Architecture Research using FPGA Platforms, held at HPCA-12, Feb. 2006."},{"key":"e_1_3_2_1_16_1","unstructured":"L. L. Dick etal US Patent 5425036 - Method and apparatus for debugging reconfigurable emulation systems http:\/\/www.patentstorm.us\/patents\/5425036.html.  L. L. Dick et al. US Patent 5425036 - Method and apparatus for debugging reconfigurable emulation systems http:\/\/www.patentstorm.us\/patents\/5425036.html."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.10"},{"key":"e_1_3_2_1_18_1","volume-title":"2nd Workshop on Architecture Research using FPGA Platforms","author":"Gibeling G.","year":"2006","unstructured":"G. Gibeling , A. Schultz , and K. Asanovi\u0107 . RAMP architecture and description language . In 2nd Workshop on Architecture Research using FPGA Platforms , February 2006 . G. Gibeling, A. Schultz, and K. Asanovi\u0107. RAMP architecture and description language. In 2nd Workshop on Architecture Research using FPGA Platforms, February 2006."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.612253"},{"key":"e_1_3_2_1_20_1","volume-title":"HotPar10","author":"Klues K.","year":"2010","unstructured":"K. Klues Processes and Resource Management in a Scalable Many-core OS . In HotPar10 , Berkeley, CA , June 2010 . K. Klues et al. Processes and Resource Management in a Scalable Many-core OS. In HotPar10, Berkeley, CA, June 2010."},{"key":"e_1_3_2_1_21_1","volume-title":"RAMP Blue: A Message-Passing Manycore System In FPGAs. In Proc. of the Int'l Conference on Field Programmable Logic and Applications","author":"Krasnov A.","year":"2007","unstructured":"A. Krasnov RAMP Blue: A Message-Passing Manycore System In FPGAs. In Proc. of the Int'l Conference on Field Programmable Logic and Applications , 2007 . A. Krasnov et al. RAMP Blue: A Message-Passing Manycore System In FPGAs. In Proc. of the Int'l Conference on Field Programmable Logic and Applications, 2007."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.31"},{"key":"e_1_3_2_1_23_1","volume-title":"HotPar09","author":"Liu R.","year":"2009","unstructured":"R. Liu : Space-Time Partitioning in a Manycore Client OS . In HotPar09 , Berkeley, CA , March 2009 . R. Liu et al. Tessellation: Space-Time Partitioning in a Manycore Client OS. In HotPar09, Berkeley, CA, March 2009."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416635"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/4434.895100"},{"key":"e_1_3_2_1_28_1","first-page":"1","volume-title":"ATLAS: A Chip-Multiprocessor with Transactional Memory Support. In Proceedings of the Conference on Design Automation and Test in Europe (DATE)","author":"Njoroge N.","year":"2007","unstructured":"N. Njoroge ATLAS: A Chip-Multiprocessor with Transactional Memory Support. In Proceedings of the Conference on Design Automation and Test in Europe (DATE) , Nice, France , April 2007 , pages 1 -- 6 , 2007. N. Njoroge et al. ATLAS: A Chip-Multiprocessor with Transactional Memory Support. In Proceedings of the Conference on Design Automation and Test in Europe (DATE), Nice, France, April 2007, pages 1--6, 2007."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2008.4510733"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1575774.1575775"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629986"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/166962.166979"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/244804.244807"},{"key":"e_1_3_2_1_35_1","volume-title":"June","author":"Shalf J.","year":"2009","unstructured":"J. Shalf . private communication , June 2009 . J. Shalf. private communication, June 2009."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.179"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.10"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837390"},{"key":"e_1_3_2_1_39_1","volume-title":"May","author":"Thacker C.","year":"2009","unstructured":"C. Thacker . private communication , May 2009 . C. Thacker. private communication, May 2009."},{"key":"e_1_3_2_1_40_1","volume-title":"January","author":"Thacker C.","year":"2010","unstructured":"C. Thacker . Beehive: A many-core computer for FPGAs , January 2010 . C. Thacker. Beehive: A many-core computer for FPGAs, January 2010."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.39"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1177\/1094342007085023"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.79"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/233008.233025"}],"event":{"name":"ISCA '10: The 37th Annual International Symposium on Computer Architecture","location":"Saint-Malo France","acronym":"ISCA '10","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS"]},"container-title":["Proceedings of the 37th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1815961.1815999","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1815961.1815999","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:39:44Z","timestamp":1750232384000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1815961.1815999"}},"subtitle":["FPGA architecture model execution"],"short-title":[],"issued":{"date-parts":[[2010,6,19]]},"references-count":41,"alternative-id":["10.1145\/1815961.1815999","10.1145\/1815961"],"URL":"https:\/\/doi.org\/10.1145\/1815961.1815999","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1816038.1815999","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2010,6,19]]},"assertion":[{"value":"2010-06-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}