{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T16:31:13Z","timestamp":1774801873909,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":41,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,19]],"date-time":"2010-06-19T00:00:00Z","timestamp":1276905600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,19]]},"DOI":"10.1145\/1815961.1816026","type":"proceedings-article","created":{"date-parts":[[2010,6,22]],"date-time":"2010-06-22T08:21:27Z","timestamp":1277194887000},"page":"497-508","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":137,"title":["Relax"],"prefix":"10.1145","author":[{"given":"Marc","family":"de Kruijf","sequence":"first","affiliation":[{"name":"University of Wisconsin -- Madison, Madison, WI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuou","family":"Nomura","sequence":"additional","affiliation":[{"name":"University of Wisconsin -- Madison, Madison, WI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Karthikeyan","family":"Sankaralingam","sequence":"additional","affiliation":[{"name":"University of Wisconsin -- Madison, Madison, WI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,6,19]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Google performance tools. http:\/\/code.google.com\/p\/google-perftools\/.  Google performance tools. http:\/\/code.google.com\/p\/google-perftools\/."},{"key":"e_1_3_2_1_2_1","first-page":"205","volume-title":"MICRO '03","author":"Adve V.","unstructured":"V. Adve , C. Lattner , M. Brukman , A. Shukla , and B. Gaeke . LLVA: A low-level virtual instruction set architecture . In MICRO '03 , pages 205 -- 216 . V. Adve, C. Lattner, M. Brukman, A. Shukla, and B. Gaeke. LLVA: A low-level virtual instruction set architecture. In MICRO '03, pages 205--216."},{"key":"e_1_3_2_1_3_1","first-page":"423","volume-title":"MICRO '03","author":"Akkary H.","unstructured":"H. Akkary , R. Rajwar , and S. Srinivasan . Checkpoint processing and recovery: Towards scalable large instruction window processors . In MICRO '03 , pages 423 -- 434 . H. Akkary, R. Rajwar, and S. Srinivasan. Checkpoint processing and recovery: Towards scalable large instruction window processors. In MICRO '03, pages 423--434."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.107"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-31985-6_19"},{"key":"e_1_3_2_1_6_1","volume-title":"SELSE '07","author":"Bau J.","unstructured":"J. Bau , R. Hankins , Q. Jacobson , S. Mitra , B. Saha , and A. Adl-Tabatabai . Error resilient system architecture (ERSA) for probabilistic applications . In SELSE '07 . J. Bau, R. Hankins, Q. Jacobson, S. Mitra, B. Saha, and A. Adl-Tabatabai. Error resilient system architecture (ERSA) for probabilistic applications. In SELSE '07."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.15"},{"key":"e_1_3_2_1_9_1","volume-title":"DSN '10","author":"de Kruijf M.","unstructured":"M. de Kruijf , S. Nomura , and K. Sankaralingam . A unified model for timing speculation: Evaluating the impact of technology scaling, CMOS design style, and fault recovery mechanism . In DSN '10 . M. de Kruijf, S. Nomura, and K. Sankaralingam. A unified model for timing speculation: Evaluating the impact of technology scaling, CMOS design style, and fault recovery mechanism. In DSN '10."},{"key":"e_1_3_2_1_11_1","volume-title":"SELSE '09","author":"de Kruijf M.","unstructured":"M. de Kruijf and K. Sankaralingam . Exploring the synergy of emerging workloads and silicon reliability trends . In SELSE '09 . M. de Kruijf and K. Sankaralingam. Exploring the synergy of emerging workloads and silicon reliability trends. In SELSE '09."},{"key":"e_1_3_2_1_12_1","first-page":"7","volume-title":"MICRO '03","author":"Ernst D.","unstructured":"D. Ernst , N. S. Kim , S. Das , S. Pant , R. Rao , T. Pham , C. Ziesler , D. Blaauw , T. Austin , K. Flautner , and T. Mudge . Razor: A low-power pipeline based on circuit-level timing speculation . In MICRO '03 , pages 7 -- 18 . D. Ernst, N. S. Kim, S. Das, S. Pant, R. Rao, T. Pham, C. Ziesler, D. Blaauw, T. Austin, K. Flautner, and T. Mudge. Razor: A low-power pipeline based on circuit-level timing speculation. In MICRO '03, pages 7--18."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771789"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/1299042.1299049"},{"key":"e_1_3_2_1_15_1","first-page":"213","volume-title":"HPCA '09","author":"Greskamp B.","unstructured":"B. Greskamp , L. Wan , U. Karpuzcu , J. Cook , J. Torrellas , D. Chen , and C. Zilles . Blueshift: Designing processors for timing speculation from the ground up . In HPCA '09 , pages 213 -- 224 . B. Greskamp, L. Wan, U. Karpuzcu, J. Cook, J. Torrellas, D. Chen, and C. Zilles. Blueshift: Designing processors for timing speculation from the ground up. In HPCA '09, pages 213--224."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555774"},{"key":"e_1_3_2_1_17_1","first-page":"213","volume-title":"HPCA '08","author":"Kim W.","unstructured":"W. Kim , M. Gupta , G.-Y. Wei , and D. Brooks . System level analysis of fast, per-core DVFS using on-chip switching regulators . In HPCA '08 , pages 213 -- 224 . W. Kim, M. Gupta, G.-Y. Wei, and D. Brooks. System level analysis of fast, per-core DVFS using on-chip switching regulators. In HPCA '08, pages 213--224."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250759"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250683"},{"key":"e_1_3_2_1_20_1","first-page":"75","volume-title":"CGO '04","author":"Lattner C.","unstructured":"C. Lattner and V. Adve . LLVM: A compilation framework for lifelong program analysis & transformation . In CGO '04 , pages 75 -- 88 . C. Lattner and V. Adve. LLVM: A compilation framework for lifelong program analysis & transformation. In CGO '04, pages 75--88."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346315"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346196"},{"key":"e_1_3_2_1_23_1","volume-title":"Workshop on Architectural Support for Gigascale Integration","author":"Li X.","year":"2006","unstructured":"X. Li and D. Yeung . Exploiting soft computing for increased fault tolerance . In Workshop on Architectural Support for Gigascale Integration , 2006 . X. Li and D. Yeung. Exploiting soft computing for increased fault tolerance. In Workshop on Architectural Support for Gigascale Integration, 2006."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.3"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.13"},{"key":"e_1_3_2_1_27_1","first-page":"99","volume-title":"ISCA '02","author":"Mukherjee S.","unstructured":"S. Mukherjee , M. Kontz , and S. Reinhardt . Detailed design and evaluation of redundant multi-threading alternatives . In ISCA '02 , pages 99 -- 110 . S. Mukherjee, M. Kontz, and S. Reinhardt. Detailed design and evaluation of redundant multi-threading alternatives. In ISCA '02, pages 99--110."},{"key":"e_1_3_2_1_28_1","first-page":"129","volume-title":"HPCA '03","author":"Mutlu O.","unstructured":"O. Mutlu , J. Stark , C. Wilkerson , and Y. Patt . Runahead execution: an alternative to very large instruction windows for out-of-order processors . In HPCA '03 , pages 129 -- 140 . O. Mutlu, J. Stark, C. Wilkerson, and Y. Patt. Runahead execution: an alternative to very large instruction windows for out-of-order processors. In HPCA '03, pages 129--140."},{"key":"e_1_3_2_1_29_1","first-page":"182","volume-title":"ISWC '06","author":"Narayanan R.","unstructured":"R. Narayanan , B. Ozisikyilmaz , J. Zambreno , G. Memik , and A. Choudhary . Minebench: A benchmark suite for data mining workloads . In ISWC '06 , pages 182 -- 188 . R. Narayanan, B. Ozisikyilmaz, J. Zambreno, G. Memik, and A. Choudhary. Minebench: A benchmark suite for data mining workloads. In ISWC '06, pages 182--188."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.730527"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555769"},{"key":"e_1_3_2_1_32_1","first-page":"111","volume-title":"ISCA '02","author":"Prvulovic M.","unstructured":"M. Prvulovic , Z. Zhang , and J. Torrellas . ReVive: Cost-effective architectural support for rollback recovery in shared-memory multiprocessors . In ISCA '02 , pages 111 -- 122 . M. Prvulovic, Z. Zhang, and J. Torrellas. ReVive: Cost-effective architectural support for rollback recovery in shared-memory multiprocessors. In ISCA '02, pages 111--122."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1113841.1113843"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2008.4630072"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.913186"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.42"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.5555\/1643586"},{"key":"e_1_3_2_1_38_1","first-page":"123","volume-title":"ISCA '02","author":"Sorin D. J.","unstructured":"D. J. Sorin , M. M. K. Martin , M. D. Hill , and D. A. Wood . SafetyNet: improving the availability of shared memory multiprocessors with global checkpoint\/recovery . In ISCA '02 , pages 123 -- 134 . D. J. Sorin, M. M. K. Martin, M. D. Hill, and D. A. Wood. SafetyNet: improving the availability of shared memory multiprocessors with global checkpoint\/recovery. In ISCA '02, pages 123--134."},{"key":"e_1_3_2_1_39_1","volume-title":"Workshop on Quality-Aware Design","author":"Sridharan V.","year":"2008","unstructured":"V. Sridharan , D. A. Liberty , and D. R. Kaeli . A taxonomy to enable error recovery and correction in software . In Workshop on Quality-Aware Design , 2008 . V. Sridharan, D. A. Liberty, and D. R. Kaeli. A taxonomy to enable error recovery and correction in software. In Workshop on Quality-Aware Design, 2008."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803949"},{"key":"e_1_3_2_1_41_1","first-page":"22","volume-title":"FTCS '95","author":"Wang Y.-M.","unstructured":"Y.-M. Wang , Y. Huang , K.-P. Vo , P.-Y. Chung , and C. Kintala . Checkpointing and its applications . In FTCS '95 , page 22 . Y.-M. Wang, Y. Huang, K.-P. Vo, P.-Y. Chung, and C. Kintala. Checkpointing and its applications. In FTCS '95, page 22."},{"key":"e_1_3_2_1_42_1","volume-title":"SELSE '06","author":"Wong V.","unstructured":"V. Wong and M. Horowitz . Soft error resilience of probabilistic inference applications . In SELSE '06 . V. Wong and M. Horowitz. Soft error resilience of probabilistic inference applications. In SELSE '06."}],"event":{"name":"ISCA '10: The 37th Annual International Symposium on Computer Architecture","location":"Saint-Malo France","acronym":"ISCA '10","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS"]},"container-title":["Proceedings of the 37th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1815961.1816026","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1815961.1816026","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:39:44Z","timestamp":1750232384000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1815961.1816026"}},"subtitle":["an architectural framework for software recovery of hardware faults"],"short-title":[],"issued":{"date-parts":[[2010,6,19]]},"references-count":41,"alternative-id":["10.1145\/1815961.1816026","10.1145\/1815961"],"URL":"https:\/\/doi.org\/10.1145\/1815961.1816026","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1816038.1816026","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2010,6,19]]},"assertion":[{"value":"2010-06-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}