{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:30:10Z","timestamp":1750307410999,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,21]],"date-time":"2010-06-21T00:00:00Z","timestamp":1277078400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,21]]},"DOI":"10.1145\/1823854.1823881","type":"proceedings-article","created":{"date-parts":[[2010,6,29]],"date-time":"2010-06-29T13:05:15Z","timestamp":1277816715000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["A new multi-core pipelined architecture for executing sequential programs for parallel geospatial computing"],"prefix":"10.1145","author":[{"given":"Duoduo","family":"Liao","sequence":"first","affiliation":[{"name":"George Washington University, Washington, DC"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Simon Y.","family":"Berkovich","sequence":"additional","affiliation":[{"name":"George Washington University, Washington, DC"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,6,21]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"White Paper: AMD Multi-core Processors","author":"{AMD06} AMD Corporation","year":"2006","unstructured":"{AMD06} AMD Corporation , White Paper: AMD Multi-core Processors . AMD Corporation . 2006 . {AMD06} AMD Corporation, White Paper: AMD Multi-core Processors. AMD Corporation. 2006."},{"key":"e_1_3_2_1_2_1","first-page":"85","volume-title":"Proceedings of the International Conference on Databases, Parallel Architectures, and Their Applications (PARBASE-90)","author":"Ber S.","year":"1990","unstructured":"{ Ber 00} S. Berkovich , Z. Kitov , A. Meltzer : On-the-fly processing of continuous data streams with a pipeline of microprocessors . In Proceedings of the International Conference on Databases, Parallel Architectures, and Their Applications (PARBASE-90) , IEEE Computer Society, Maiami Beach, Florida , March 1990 , pp. 85 -- 97 . {Ber00} S. Berkovich, Z. Kitov, A. Meltzer: On-the-fly processing of continuous data streams with a pipeline of microprocessors. In Proceedings of the International Conference on Databases, Parallel Architectures, and Their Applications (PARBASE-90), IEEE Computer Society, Maiami Beach, Florida, March 1990, pp. 85--97."},{"key":"e_1_3_2_1_3_1","first-page":"777","volume-title":"Zaghloul: On-Line Processing and Archiving of Continous Data Flows. In IEEE Proceedings of 35th Midwest Symposium on Circuits and Systems. Washington DC","author":"Ber S.","year":"1992","unstructured":"{ Ber 92} S. Berkovich , M. Loew , and M. Zaghloul: On-Line Processing and Archiving of Continous Data Flows. In IEEE Proceedings of 35th Midwest Symposium on Circuits and Systems. Washington DC , Aug. 1992 , pp. 777 -- 779 . {Ber92} S. Berkovich, M. Loew, and M. Zaghloul: On-Line Processing and Archiving of Continous Data Flows. In IEEE Proceedings of 35th Midwest Symposium on Circuits and Systems. Washington DC, Aug. 1992, pp. 777--779."},{"key":"e_1_3_2_1_4_1","volume-title":"M","author":"Ber E.","year":"1994","unstructured":"{ Ber 94} E. Berkovich , S. Berkovich , M . Loew : A Multi-Layer Conveyor for Processing Intensive Information Flows. The Technical Report, GWU-IIST-94-13, The George Washington University , 1994 . {Ber94} E. Berkovich, S. Berkovich, M. Loew: A Multi-Layer Conveyor for Processing Intensive Information Flows. The Technical Report, GWU-IIST-94-13, The George Washington University, 1994."},{"key":"e_1_3_2_1_5_1","unstructured":"{Ber00} S. Berkovich E. Berkovich and M. Loew 2000. \"Multi-Layer Multi-Processor Information Conveyor with Periodic Transferring of Processor's States for On-The-Fly Transformation of Continuous Information Flows and Operating Method Therefor\" US PATENT No. 6145071 owned by George Washington University. Date issued - November 7 2000.  {Ber00} S. Berkovich E. Berkovich and M. Loew 2000. \"Multi-Layer Multi-Processor Information Conveyor with Periodic Transferring of Processor's States for On-The-Fly Transformation of Continuous Information Flows and Operating Method Therefor\" US PATENT No. 6145071 owned by George Washington University. Date issued - November 7 2000."},{"key":"e_1_3_2_1_6_1","volume-title":"http:\/\/en.wikipedia.org\/wiki\/Crossbar_switch","author":"Cro","year":"2008","unstructured":"{ Cro 08} Crossbar Switch on Wikipedia. http:\/\/en.wikipedia.org\/wiki\/Crossbar_switch . 2008 . {Cro08} Crossbar Switch on Wikipedia. http:\/\/en.wikipedia.org\/wiki\/Crossbar_switch. 2008."},{"key":"e_1_3_2_1_7_1","volume-title":"Oct.","author":"Nvidia","year":"2008","unstructured":"{CUDA08a} Nvidia . NVIDIA CUDA Compute Unified Device Architecture Programming Guide (Version 2.1 Beta) , Oct. 2008 . {CUDA08a} Nvidia. NVIDIA CUDA Compute Unified Device Architecture Programming Guide (Version 2.1 Beta), Oct. 2008."},{"key":"e_1_3_2_1_8_1","volume-title":"Nov.","author":"Nvidia","year":"2008","unstructured":"{CUDA08b} Nvidia . NVIDIA CUDA Compute Unified Device Architecture Reference Manual (Version 2.1 Beta) , Nov. 2008 . {CUDA08b} Nvidia. NVIDIA CUDA Compute Unified Device Architecture Reference Manual (Version 2.1 Beta), Nov. 2008."},{"key":"e_1_3_2_1_9_1","first-page":"343","volume":"5586","author":"Cul D.","unstructured":"{ Cul 98} D. Culler and J. P. Singh , with Anoop Gupta, Parallel Computer Architecture : A Hardware \/Software Approach, Morgan Kaufmann , \u00a9 1998. ISBN 1- 5586 0- 343 - 343 . {Cul98} D. Culler and J. P. Singh, with Anoop Gupta, Parallel Computer Architecture: A Hardware\/Software Approach, Morgan Kaufmann, \u00a9 1998. ISBN 1-55860-343-3.","journal-title":"ISBN 1-"},{"key":"e_1_3_2_1_10_1","volume-title":"An Introduction to Parallel Computing, Design and Analysis of Algorithms: 2\/e","author":"Gra","year":"2003","unstructured":"{ Gra 03} Ananth Grama, Anshul Gupta , George Karypis, Vipin Kumar , An Introduction to Parallel Computing, Design and Analysis of Algorithms: 2\/e , Addison-Wesley , \u00a9 2003 . ISBN 0-201-64865-2. {Gra03} Ananth Grama, Anshul Gupta, George Karypis, Vipin Kumar, An Introduction to Parallel Computing, Design and Analysis of Algorithms: 2\/e, Addison-Wesley, \u00a9 2003. ISBN 0-201-64865-2."},{"key":"e_1_3_2_1_11_1","volume-title":"White Paper: Intel\u00ae Multi-Core Processor Architecture Development Backgrounder","author":"{Intel06a} Intel Corporation","year":"2006","unstructured":"{Intel06a} Intel Corporation , White Paper: Intel\u00ae Multi-Core Processor Architecture Development Backgrounder . Intel Corporation . 2006 . {Intel06a} Intel Corporation, White Paper: Intel\u00ae Multi-Core Processor Architecture Development Backgrounder. Intel Corporation. 2006."},{"key":"e_1_3_2_1_12_1","volume-title":"Technical Brief: GeForce3: Lightspeed Memory Architecture","author":"{LMA01} Nvidia Corporation","year":"2001","unstructured":"{LMA01} Nvidia Corporation , Technical Brief: GeForce3: Lightspeed Memory Architecture . Nvidia Corporation . 2001 . {LMA01} Nvidia Corporation, Technical Brief: GeForce3: Lightspeed Memory Architecture. Nvidia Corporation. 2001."},{"key":"e_1_3_2_1_13_1","volume-title":"The OpenCL Specification (Version 1.0)","author":"Aaftab Munshi","year":"2008","unstructured":"{OCL08} Aaftab Munshi , The OpenCL Specification (Version 1.0) . Khronos OpenCL Working Group . Dec. 2008 . {OCL08} Aaftab Munshi, The OpenCL Specification (Version 1.0). Khronos OpenCL Working Group. Dec. 2008."},{"key":"e_1_3_2_1_14_1","unstructured":"{Rap08} RapidMind. Easily build applications for multi-core. http:\/\/www.rapidmind.net\/product.php. 2008.  {Rap08} RapidMind. Easily build applications for multi-core. http:\/\/www.rapidmind.net\/product.php. 2008."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1399504.1360617"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/PVGS.2003.1249040"}],"event":{"name":"COM.Geo '10: 1st International Conference on Computing for Geospatial Research and Application","acronym":"COM.Geo '10","location":"Washington, D.C. USA"},"container-title":["Proceedings of the 1st International Conference and Exhibition on Computing for Geospatial Research & Application"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1823854.1823881","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1823854.1823881","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:33Z","timestamp":1750246773000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1823854.1823881"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6,21]]},"references-count":16,"alternative-id":["10.1145\/1823854.1823881","10.1145\/1823854"],"URL":"https:\/\/doi.org\/10.1145\/1823854.1823881","relation":{},"subject":[],"published":{"date-parts":[[2010,6,21]]},"assertion":[{"value":"2010-06-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}