{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,15]],"date-time":"2025-10-15T00:33:40Z","timestamp":1760488420146,"version":"3.41.0"},"reference-count":18,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2010,9,1]],"date-time":"2010-09-01T00:00:00Z","timestamp":1283299200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2010,9]]},"abstract":"<jats:p>Polymorphic gates are special kinds of logic gates that can exhibit different functions under the control of environmental parameters, such as light, temperature, and VDD. These polymorphic gates can be used to build polymorphic circuits that perform different functions under different environments. Because polymorphic gates are different from traditional logic gates, the existent completeness theory for the traditional logic gate set is not suitable for the polymorphic gate set. So far, only the definition of the complete polymorphic gate set is given. There is no approach to judging whether a given polymorphic gate set is complete. The contributions of this article include three aspects. First, the impact of logic-1 and logic-0 on the completeness of the polymorphic gate set is discussed. Second, the theory and two related algorithms for judging the completeness of polymorphic gate sets with two modes are given. Finally, the theory and related algorithms for complete polymorphic gate sets with more than two modes are proposed.<\/jats:p>","DOI":"10.1145\/1835420.1835425","type":"journal-article","created":{"date-parts":[[2010,10,12]],"date-time":"2010-10-12T15:38:13Z","timestamp":1286897893000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["On the completeness of the polymorphic gate set"],"prefix":"10.1145","volume":"15","author":[{"given":"Zhifang","family":"Li","sequence":"first","affiliation":[{"name":"University of Science and Technology of China, Hefei, China"}]},{"given":"Wenjian","family":"Luo","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China, Hefei, China"}]},{"given":"Lihua","family":"Yue","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China, Hefei, China"}]},{"given":"Xufa","family":"Wang","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China, Hefei, China"}]}],"member":"320","published-online":{"date-parts":[[2010,10,7]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1102256.1102313"},{"key":"e_1_2_1_2_1","unstructured":"}}Lee S. C. 1978. Modern Switching Theory And Digital Design. Prentice-Hall.  }}Lee S. C. 1978. Modern Switching Theory And Digital Design. Prentice-Hall."},{"volume-title":"Proceedings of the 7th International Conference on Evolvable Systems: From Biology to Hardware. 331--342","author":"Liang H.","key":"e_1_2_1_3_1"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds:20070057"},{"key":"e_1_2_1_5_1","unstructured":"}}Mendelson E. 1987. Theory and Problems of Boolean Algebra and Switching Circuits. Mcgraw-Hill.  }}Mendelson E. 1987. Theory and Problems of Boolean Algebra and Switching Circuits. Mcgraw-Hill."},{"volume-title":"Proceedings of the 3rd European Conference on Genetic Programming (EuroGP). 121--132","author":"Miller J. F.","key":"e_1_2_1_6_1"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2008.23"},{"volume-title":"Proceedings of the 8th IEE Design and Diagnostics of Electronic Circuits and Systems Workshop (DDECS). 145--150","year":"2005","author":"Sekanina L.","key":"e_1_2_1_8_1"},{"volume-title":"Proceedings of the IEEE Congress on Evolutionary Computation. 2771--2778","author":"Sekanina L.","key":"e_1_2_1_9_1"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2006.35"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2006.1649580"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/1792161.1792182"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2007.4295290"},{"key":"e_1_2_1_14_1","first-page":"125","article-title":"Polymorphic gates in design and test of digital circuits","volume":"4","author":"Sekanina L.","year":"2008","journal-title":"Int. J. Unconventional Comput."},{"volume-title":"Proceedings of the 4th International Conference on Evolvable Systems: From Biology to Hardware. 291--301","author":"Stoica A.","key":"e_1_2_1_15_1"},{"volume-title":"Proceedings of IASTED International Conference on Applied Informatics (AI).","author":"Stoica A.","key":"e_1_2_1_16_1"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20040503"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1276958.1277010"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1835420.1835425","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1835420.1835425","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:08:45Z","timestamp":1750248525000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1835420.1835425"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":18,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2010,9]]}},"alternative-id":["10.1145\/1835420.1835425"],"URL":"https:\/\/doi.org\/10.1145\/1835420.1835425","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2010,9]]},"assertion":[{"value":"2009-04-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2010-04-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2010-10-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}