{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T14:08:39Z","timestamp":1773410919433,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,13]],"date-time":"2010-06-13T00:00:00Z","timestamp":1276387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,13]]},"DOI":"10.1145\/1837274.1837278","type":"proceedings-article","created":{"date-parts":[[2010,10,28]],"date-time":"2010-10-28T14:47:40Z","timestamp":1288277260000},"page":"3-7","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":53,"title":["Post-silicon validation challenges"],"prefix":"10.1145","author":[{"given":"Jagannath","family":"Keshava","sequence":"first","affiliation":[{"name":"Intel Corp., Santa Clara, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nagib","family":"Hakim","sequence":"additional","affiliation":[{"name":"Intel Corp., Santa Clara, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chinna","family":"Prudvi","sequence":"additional","affiliation":[{"name":"Intel Corp., Hillsboro, OR"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Intel Corp. 2003. Intel Platform and Component Validation http:\/\/download.intel.com\/design\/chipsets\/labtour\/PVPT_WhitePaper.pdf  Intel Corp. 2003. Intel Platform and Component Validation http:\/\/download.intel.com\/design\/chipsets\/labtour\/PVPT_WhitePaper.pdf"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378473"},{"issue":"2","key":"e_1_3_2_1_3_1","article-title":"System-Level Validation of the Intel\u00ae Pentium\u00ae M Processor","volume":"7","author":"Silas I.","year":"2003","journal-title":"Intel Technology Journal"},{"key":"e_1_3_2_1_4_1","volume-title":"GSRC Workshop on Post-Si Validation","author":"Gray R.","year":"2008"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.54"},{"key":"e_1_3_2_1_6_1","volume-title":"J. 2009 Post-Silicon Validation Challenges. International Test Conference 2009, ITC'09","author":"Keshava","year":"2009"},{"key":"e_1_3_2_1_7_1","volume-title":"International Conference on Computer-Aided Design 2009","author":"Tiruvallur K.","year":"2009"},{"key":"e_1_3_2_1_8_1","first-page":"14","volume-title":"On the Need for Convergence Between Design Validation and Test. In International Test Conference, 2006, ITC'06","author":"Yerramilli S","year":"2006"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.936247"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2007.4392804"},{"key":"e_1_3_2_1_11_1","first-page":"1","volume-title":"ITC 2009","author":"Nejedlo J.","year":"2009"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391569"},{"key":"e_1_3_2_1_13_1","first-page":"1","volume-title":"ITC 2007","author":"Abramovici M.","year":"2007"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2023198"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030595"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2009158"},{"key":"e_1_3_2_1_17_1","unstructured":"Chang K. Bertacco V. Markov I 2005. \"Simulation-based bug trace minimization with BMC-based refinement \" International Conference on Computer-Aided Design pp. 1045--1051 Nov 6--10 2005   Chang K. Bertacco V. Markov I 2005. \"Simulation-based bug trace minimization with BMC-based refinement \" International Conference on Computer-Aided Design pp. 1045--1051 Nov 6--10 2005"},{"key":"e_1_3_2_1_18_1","volume-title":"Design and Validation Conference, 2009","author":"Ho R.","year":"2009"}],"event":{"name":"DAC '10: The 47th Annual Design Automation Conference 2010","location":"Anaheim California","acronym":"DAC '10","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA"]},"container-title":["Proceedings of the 47th Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1837274.1837278","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1837274.1837278","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:35Z","timestamp":1750246775000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1837274.1837278"}},"subtitle":["how EDA and academia can help"],"short-title":[],"issued":{"date-parts":[[2010,6,13]]},"references-count":18,"alternative-id":["10.1145\/1837274.1837278","10.1145\/1837274"],"URL":"https:\/\/doi.org\/10.1145\/1837274.1837278","relation":{},"subject":[],"published":{"date-parts":[[2010,6,13]]},"assertion":[{"value":"2010-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}