{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T17:27:27Z","timestamp":1783790847302,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":52,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,13]],"date-time":"2010-06-13T00:00:00Z","timestamp":1276387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,13]]},"DOI":"10.1145\/1837274.1837280","type":"proceedings-article","created":{"date-parts":[[2010,10,28]],"date-time":"2010-10-28T14:47:40Z","timestamp":1288277260000},"page":"12-17","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":124,"title":["Post-silicon validation opportunities, challenges and recent advances"],"prefix":"10.1145","author":[{"given":"Subhasish","family":"Mitra","sequence":"first","affiliation":[{"name":"Stanford University, Stanford, CA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sanjit A.","family":"Seshia","sequence":"additional","affiliation":[{"name":"University of California, Berkeley, CA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nicola","family":"Nicolici","sequence":"additional","affiliation":[{"name":"McMaster University, Hamilton, ON, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2010,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146916"},{"key":"e_1_3_2_1_2_1","volume-title":"Intl. Test Conf.","author":"Anis E.","year":"2007","unstructured":"{ Anis 07} Anis, E. , and N. Nicolici , \" On Using Lossless Compression of Debug Data in Embedded Logic Analysis,\" Proc . Intl. Test Conf. , 2007 . {Anis 07} Anis, E., and N. Nicolici, \"On Using Lossless Compression of Debug Data in Embedded Logic Analysis,\" Proc. Intl. Test Conf., 2007."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2008.29"},{"key":"e_1_3_2_1_4_1","volume-title":"Built-In Test for VLSI: Pseudo-random Techniques","author":"Bardell P. H.","year":"1987","unstructured":"{ Bardell 87} Bardell, P. H. , W. H. McAnney and J. Savir , Built-In Test for VLSI: Pseudo-random Techniques , John Wiley & amp; Sons, 1987 . {Bardell 87} Bardell, P. H., W. H. McAnney and J. Savir, Built-In Test for VLSI: Pseudo-random Techniques, John Wiley & Sons, 1987."},{"key":"e_1_3_2_1_5_1","volume-title":"Satisfiability Modulo Theories,\" Handbook of Satisfiability","author":"Barrett C.","year":"2009","unstructured":"{ Barrett 09} Barrett, C. , R. Sebastiani , S. A. Seshia , and C. Tinelli , \" Satisfiability Modulo Theories,\" Handbook of Satisfiability , IOS Press , 2009 . {Barrett 09} Barrett, C., R. Sebastiani, S. A. Seshia, and C. Tinelli, \"Satisfiability Modulo Theories,\" Handbook of Satisfiability, IOS Press, 2009."},{"key":"e_1_3_2_1_6_1","first-page":"1052","volume-title":"Intl. Conf. CAD","author":"Bayazit A. A.","year":"2005","unstructured":"{ Bayazit 05} Bayazit, A. A. , and S. Malik , \" Complementary Use of Runtime Validation and Model Checking,\" Proc . Intl. Conf. CAD , pp. 1052 -- 1059 , 2005 . {Bayazit 05} Bayazit, A. A., and S. Malik, \"Complementary Use of Runtime Validation and Model Checking,\" Proc. Intl. Conf. CAD, pp. 1052--1059, 2005."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.66"},{"key":"e_1_3_2_1_8_1","unstructured":"{Brayton 10} Brayton R. K. et al. Berkeley Logic Synthesis and Verification Group ABC: A System for Sequential Synthesis and Verification. http:\/\/www.eecs.berkeley.edu\/~alanmi\/abc\/  {Brayton 10} Brayton R. K. et al. Berkeley Logic Synthesis and Verification Group ABC: A System for Sequential Synthesis and Verification. http:\/\/www.eecs.berkeley.edu\/~alanmi\/abc\/"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"e_1_3_2_1_10_1","first-page":"293","volume-title":"Intl. Test Conf.","author":"Caty O.","year":"2005","unstructured":"{ Caty 05} Caty, O. , P. Dahlgren and I. Bayraktaroglu , \" Microprocessor Silicon Debug Based on Failure Propagation Tracing,\" Proc . Intl. Test Conf. , pp. 293 -- 302 , 2005 . {Caty 05} Caty, O., P. Dahlgren and I. Bayraktaroglu, \"Microprocessor Silicon Debug Based on Failure Propagation Tracing,\" Proc. Intl. Test Conf., pp. 293--302, 2005."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.212"},{"key":"e_1_3_2_1_12_1","volume-title":"Model Checking","author":"Clarke E. M.","year":"2000","unstructured":"{ Clarke 00} Clarke, E. M. , O. Grumberg and D. Peled , Model Checking , MIT Press , 2000 . {Clarke 00} Clarke, E. M., O. Grumberg and D. Peled, Model Checking, MIT Press, 2000."},{"key":"e_1_3_2_1_13_1","first-page":"755","volume-title":"Intl. Test Conf.","author":"Dahlgren P.","year":"2003","unstructured":"{ Dahlgren 03} Dahlgren, P. , P. Dickinson and I. Parulkar , \" Latch Divergency in Microprocessor Failure Analysis in Microprocessor Failure Analysis,\" Proc . Intl. Test Conf. , pp. 755 -- 763 , 2003 . {Dahlgren 03} Dahlgren, P., P. Dickinson and I. Parulkar, \"Latch Divergency in Microprocessor Failure Analysis in Microprocessor Failure Analysis,\" Proc. Intl. Test Conf., pp. 755--763, 2003."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/1517424.1517429"},{"key":"e_1_3_2_1_15_1","first-page":"462","volume-title":"Design Automation Conf.","author":"Eichelberger E. B.","year":"1977","unstructured":"{ Eichelberger 77} Eichelberger, E. B. , and T. W. Williams , \" A Logic Design Structure for LSI Testability,\" Proc . Design Automation Conf. , pp. 462 -- 468 , 1977 . {Eichelberger 77} Eichelberger, E. B., and T. W. Williams, \"A Logic Design Structure for LSI Testability,\" Proc. Design Automation Conf., pp. 462--468, 1977."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/320954.320957"},{"key":"e_1_3_2_1_17_1","first-page":"260","volume-title":"Intl. Symp. Fault-Tolerant Computing","author":"Hamzaoglu I.","year":"1999","unstructured":"{ Hamzaoglu 99} Hamzaoglu, I. , and J. H. Patel , \" Reducing Test Application Time for Full Scan Embedded Cores,\" Proc . Intl. Symp. Fault-Tolerant Computing , pp. 260 -- 267 , 1999 . {Hamzaoglu 99} Hamzaoglu, I., and J. H. Patel, \"Reducing Test Application Time for Full Scan Embedded Cores,\" Proc. Intl. Symp. Fault-Tolerant Computing, pp. 260--267, 1999."},{"key":"e_1_3_2_1_18_1","first-page":"1532","article-title":"Synchro-Tokens: Eliminating Nondeterminism to Enable Chip-Level Test of Globally-Asynchronous Locally-Synchronous SoC's","author":"Heath M. W.","year":"2004","unstructured":"{ Heath 04} Heath, M. W. , W. P. Burleson and I. G. Harris , \" Synchro-Tokens: Eliminating Nondeterminism to Enable Chip-Level Test of Globally-Asynchronous Locally-Synchronous SoC's ,\" Proc. Design, Automation and Test in Europe , pp. 1532 -- 1546 , 2004 . {Heath 04} Heath, M. W., W. P. Burleson and I. G. Harris, \"Synchro-Tokens: Eliminating Nondeterminism to Enable Chip-Level Test of Globally-Asynchronous Locally-Synchronous SoC's,\" Proc. Design, Automation and Test in Europe, pp. 1532--1546, 2004.","journal-title":"Proc. Design, Automation and Test in Europe"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.119"},{"key":"e_1_3_2_1_20_1","first-page":"451","volume-title":"Intl. Test Conf.","author":"Josephson D.","year":"2001","unstructured":"{ Josephson 01} Josephson, D. , S. Poehlman and V. Govan , \" Debug Methodology for the McKinley Processor,\" Proc . Intl. Test Conf. , pp. 451 -- 460 , 2001 . {Josephson 01} Josephson, D., S. Poehlman and V. Govan, \"Debug Methodology for the McKinley Processor,\" Proc. Intl. Test Conf., pp. 451--460, 2001."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146915"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837278"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403689"},{"key":"e_1_3_2_1_24_1","volume-title":"Intl. Test Conf.","author":"Ko H. F.","year":"2008","unstructured":"{ Ko 08b} Ko, H. F. , A. B. Kinsman and N. Nicolici , \" Distributed Embedded Logic Analysis for Post-silicon Validation of SOCs,\" Proc . Intl. Test Conf. , 2008 . {Ko 08b} Ko, H. F., A. B. Kinsman and N. Nicolici, \"Distributed Embedded Logic Analysis for Post-silicon Validation of SOCs,\" Proc. Intl. Test Conf., 2008."},{"key":"e_1_3_2_1_25_1","first-page":"237","volume-title":"Proc. European Test Conf.","author":"Koenemann B.","year":"1991","unstructured":"{ Koenemann 91} Koenemann, B. , \"LFSR-Coded Test Patterns for Scan Designs,\" Proc. European Test Conf. , pp. 237 -- 242 , 1991 . {Koenemann 91} Koenemann, B., \"LFSR-Coded Test Patterns for Scan Designs,\" Proc. European Test Conf., pp. 237--242, 1991."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1018130"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.152"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837466"},{"key":"e_1_3_2_1_29_1","first-page":"1338","article-title":"Trace Signal Selection for Visibility Enhancement in Post-Silicon Validation","author":"Liu X.","year":"2009","unstructured":"{ Liu 09} Liu, X. , and Q. Xu , \" Trace Signal Selection for Visibility Enhancement in Post-Silicon Validation ,\" Proc. Design Automation and Test in Europe , pp. 1338 -- 1343 , 2009 . {Liu 09} Liu, X., and Q. Xu, \"Trace Signal Selection for Visibility Enhancement in Post-Silicon Validation,\" Proc. Design Automation and Test in Europe, pp. 1338--1343, 2009.","journal-title":"Proc. Design Automation and Test in Europe"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/648017.744461"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1536616.1536637"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.5555\/839297.843946"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.823341"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.77"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.713311"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859894"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391569"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030595"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1646353.1646377"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837367"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.5555\/839297.843940"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.54"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1977.32"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.19"},{"key":"e_1_3_2_1_45_1","first-page":"1442","article-title":"Verification-Guided Soft Error Resilience","author":"Seshia S. A.","year":"2007","unstructured":"{ Seshia 07} Seshia, S. A. , W. Li and S. Mitra , \" Verification-Guided Soft Error Resilience ,\" Proc. Design Automation and Test in Europe , pp. 1442 -- 1447 , 2007 . {Seshia 07} Seshia, S. A., W. Li and S. Mitra, \"Verification-Guided Soft Error Resilience,\" Proc. Design Automation and Test in Europe, pp. 1442--1447, 2007.","journal-title":"Proc. Design Automation and Test in Europe"},{"key":"e_1_3_2_1_46_1","first-page":"990","volume-title":"Intl. Test Conf.","author":"Shen J.","year":"1998","unstructured":"{ Shen 98} Shen, J. , and J. A. Abraham , \" Native Mode Functional Test Generation for Processors with Applications to Self Test and Design Validation,\" Proc . Intl. Test Conf. , pp. 990 -- 999 , 1998 . {Shen 98} Shen, J., and J. A. Abraham, \"Native Mode Functional Test Generation for Processors with Applications to Self Test and Design Validation,\" Proc. Intl. Test Conf., pp. 990--999, 1998."},{"issue":"2","key":"e_1_3_2_1_47_1","first-page":"37","article-title":"System-Level Validation of the Intel Pentium M Processor","volume":"7","author":"Silas I.","year":"2003","unstructured":"{ Silas 03} Silas, I. , I. Frumkin , E. Hazan , E. Mor and G. Zobin , \" System-Level Validation of the Intel Pentium M Processor ,\" Intel Technology Journal , Vol. 7 , No. 2 ., pp. 37 -- 43 , May 2003 . {Silas 03} Silas, I., I. Frumkin, E. Hazan, E. Mor and G. Zobin, \"System-Level Validation of the Intel Pentium M Processor,\" Intel Technology Journal, Vol. 7, No. 2., pp. 37--43, May 2003.","journal-title":"Intel Technology Journal"},{"key":"e_1_3_2_1_48_1","volume-title":"Peters","author":"Siewiorek D. P.","year":"1998","unstructured":"{ Siewiorek 98} Siewiorek, D. P. , and R. S. Swarz , Reliable Computer Systems: Design and Evaluation, A. K . Peters , 1998 . {Siewiorek 98} Siewiorek, D. P., and R. S. Swarz, Reliable Computer Systems: Design and Evaluation, A. K. Peters, 1998."},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-69850-0_10"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907239"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223600"},{"key":"e_1_3_2_1_52_1","volume-title":"Intl. Test Conf.","author":"Yerramilli S.","year":"2006","unstructured":"{ Yerramilli 06} Yerramilli, S. , \"Addressing Post-Silicon Validation Challenge : Leverage Validation and Test Synergy,\" Keynote , Intl. Test Conf. , 2006 . {Yerramilli 06} Yerramilli, S., \"Addressing Post-Silicon Validation Challenge: Leverage Validation and Test Synergy,\" Keynote, Intl. Test Conf., 2006."}],"event":{"name":"DAC '10: The 47th Annual Design Automation Conference 2010","location":"Anaheim California","acronym":"DAC '10","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA"]},"container-title":["Proceedings of the 47th Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1837274.1837280","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1837274.1837280","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:35Z","timestamp":1750246775000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1837274.1837280"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6,13]]},"references-count":52,"alternative-id":["10.1145\/1837274.1837280","10.1145\/1837274"],"URL":"https:\/\/doi.org\/10.1145\/1837274.1837280","relation":{},"subject":[],"published":{"date-parts":[[2010,6,13]]},"assertion":[{"value":"2010-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}