{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T02:38:06Z","timestamp":1781836686471,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,13]],"date-time":"2010-06-13T00:00:00Z","timestamp":1276387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,13]]},"DOI":"10.1145\/1837274.1837295","type":"proceedings-article","created":{"date-parts":[[2010,10,28]],"date-time":"2010-10-28T14:47:40Z","timestamp":1288277260000},"page":"74-79","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":28,"title":["Non-uniform clock mesh optimization with linear programming buffer insertion"],"prefix":"10.1145","author":[{"given":"Matthew R.","family":"Guthaus","sequence":"first","affiliation":[{"name":"Univesity of California Santa Cruz, Santa Cruz, CA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gustavo","family":"Wilke","sequence":"additional","affiliation":[{"name":"PGMicro - Universidade Federal do Rio, Grande do Sul, Porto Alegre, Brazil"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ricardo","family":"Reis","sequence":"additional","affiliation":[{"name":"PGMicro\/PPGC - Universidade Federal do Rio, Grande do Sul, Porto Alegre, Brazil"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2010,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"118","volume-title":"ICCD","author":"Bakoglu H. B.","year":"1986","unstructured":"H. B. Bakoglu , J. T. Walker , and J. D. Meindl . A symmetric clock distribution tree and optimized high-speed interconnections for reduced clock skew in ULSI and WSI circuits . In ICCD , pages 118 -- 122 , 1986 . H. B. Bakoglu, J. T. Walker, and J. D. Meindl. A symmetric clock distribution tree and optimized high-speed interconnections for reduced clock skew in ULSI and WSI circuits. In ICCD, pages 118--122, 1986."},{"key":"e_1_3_2_1_2_1","volume-title":"SoC Encounter User Guide","year":"2005","unstructured":"Cadence. SoC Encounter User Guide . Dec. 2005 . Cadence. SoC Encounter User Guide. Dec. 2005."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/240518.240593"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147171"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/1356802.1356924"},{"issue":"1","key":"e_1_3_2_1_6_1","first-page":"210","article-title":"Implementation of a fourth-generation 1.8-GHz dual-core SPARC V9 microprocessor","volume":"41","author":"Hart J. M.","year":"2006","unstructured":"J. M. Hart , K. T. Lee , Implementation of a fourth-generation 1.8-GHz dual-core SPARC V9 microprocessor . JSSC , 41 ( 1 ): 210 -- 217 , Jan. 2006 . J. M. Hart, K. T. Lee, et al. Implementation of a fourth-generation 1.8-GHz dual-core SPARC V9 microprocessor. JSSC, 41(1):210--217, Jan. 2006.","journal-title":"JSSC"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1982.1056489"},{"key":"e_1_3_2_1_8_1","volume-title":"http:\/\/ngspice.sourceforge.net\/","year":"2009","unstructured":"Ngspice circuit simulator release 19. http:\/\/ngspice.sourceforge.net\/ , 2009 . Ngspice circuit simulator release 19. http:\/\/ngspice.sourceforge.net\/, 2009."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/1356802.1356866"},{"key":"e_1_3_2_1_10_1","first-page":"144","volume-title":"ISSCC","author":"Restle P.","year":"2002","unstructured":"P. Restle , C. Carter , J. Eckhardt , B. Krauter , B. McCredie , K. Jenkins , A. Weger , and A. Mule . The clock distribution of the power4 microprocessor . In ISSCC , pages 144 -- 145 , Feb. 2002 . P. Restle, C. Carter, J. Eckhardt, B. Krauter, B. McCredie, K. Jenkins, A. Weger, and A. Mule. The clock distribution of the power4 microprocessor. In ISSCC, pages 144--145, Feb. 2002."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1514932.1514965"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696203"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233616"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/1129601.1129685"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996614"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2001.912693"}],"event":{"name":"DAC '10: The 47th Annual Design Automation Conference 2010","location":"Anaheim California","acronym":"DAC '10","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA"]},"container-title":["Proceedings of the 47th Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1837274.1837295","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1837274.1837295","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:35Z","timestamp":1750246775000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1837274.1837295"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6,13]]},"references-count":16,"alternative-id":["10.1145\/1837274.1837295","10.1145\/1837274"],"URL":"https:\/\/doi.org\/10.1145\/1837274.1837295","relation":{},"subject":[],"published":{"date-parts":[[2010,6,13]]},"assertion":[{"value":"2010-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}