{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:13:12Z","timestamp":1763467992393,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,13]],"date-time":"2010-06-13T00:00:00Z","timestamp":1276387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF 07-02501"],"award-info":[{"award-number":["CCF 07-02501"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2007-HJ-1592"],"award-info":[{"award-number":["2007-HJ-1592"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,13]]},"DOI":"10.1145\/1837274.1837297","type":"proceedings-article","created":{"date-parts":[[2010,10,28]],"date-time":"2010-10-28T14:47:40Z","timestamp":1288277260000},"page":"86-89","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":18,"title":["Clock tree synthesis under aggressive buffer insertion"],"prefix":"10.1145","author":[{"given":"Ying-Yu","family":"Chen","sequence":"first","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana, IL"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chen","family":"Dong","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana, IL"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deming","family":"Chen","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana, IL"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,6,13]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1109\/82.204128"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1145\/157485.165066"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1109\/43.205004"},{"key":"e_1_3_2_1_4_1","first-page":"130","volume-title":"ASIC Conference and Exhibit 1994","author":"Chung J.","year":"1994","unstructured":"J. Chung and C.-K. Cheng , \"Optimal buffered clock tree synthesis,\" Intl . ASIC Conference and Exhibit 1994 , pp. 130 -- 133 , 1994 . J. Chung and C.-K. Cheng, \"Optimal buffered clock tree synthesis,\" Intl. ASIC Conference and Exhibit 1994, pp. 130--133, 1994."},{"key":"e_1_3_2_1_5_1","first-page":"230","article-title":"An algorithm for zero-skew clock tree routing with buffer insertion","author":"Chen Y. P.","year":"1996","unstructured":"Y. P. Chen and D. F. Wong , \" An algorithm for zero-skew clock tree routing with buffer insertion ,\" ED&TC 1996 , pp. 230 -- 236 , 1996. Y. P. Chen and D. F. Wong, \"An algorithm for zero-skew clock tree routing with buffer insertion,\" ED&TC 1996, pp. 230--236, 1996.","journal-title":"ED&TC"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1109\/43.602470"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1109\/43.658565"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1145\/293625.293628"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1145\/332357.332370"},{"key":"e_1_3_2_1_10_1","first-page":"333","article-title":"Hybrid structured clock network construction","author":"Su H.","year":"2001","unstructured":"H. Su and S. S. Sapatnekar , \" Hybrid structured clock network construction ,\" ICCAD 2001 , pp. 333 -- 336 , 2001. H. Su and S. S. Sapatnekar, \"Hybrid structured clock network construction,\" ICCAD 2001, pp. 333--336, 2001.","journal-title":"ICCAD"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1109\/4.918917"},{"key":"e_1_3_2_1_12_1","first-page":"381","article-title":"Buffered clock tree for high quality IC design","author":"Chaturvedi R.","year":"2004","unstructured":"R. Chaturvedi and J. Hu , \" Buffered clock tree for high quality IC design ,\" ISQED 2004 . pp. 381 -- 386 , 2004. R. Chaturvedi and J. Hu, \"Buffered clock tree for high quality IC design,\" ISQED 2004. pp. 381--386, 2004.","journal-title":"ISQED"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1109\/TCAD.2004.825875"},{"key":"e_1_3_2_1_14_1","first-page":"592","article-title":"Practical techniques to reduce skew and its variations in buffered clock networks","author":"Venkataraman G.","year":"2005","unstructured":"G. Venkataraman , , \" Practical techniques to reduce skew and its variations in buffered clock networks ,\" ICCAD 2005 . pp. 592 -- 596 . G. Venkataraman, et al., \"Practical techniques to reduce skew and its variations in buffered clock networks,\" ICCAD 2005. pp. 592--596.","journal-title":"ICCAD"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1145\/1123008.1123038"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1109\/TCAD.2008.925776"},{"key":"e_1_3_2_1_17_1","volume-title":"May","author":"Kahng A. B.","year":"2000","unstructured":"A. B. Kahng and C.-W. A. Tsao , VLSI CAD Software Bookshelf: Bounded-Skew Clock Tree Routing , May 2000 . {Accessed: Nov 18 2009} http:\/\/vlsicad.ucsd.edu\/GSRC\/bookshelf\/Slots\/BST\/ A. B. Kahng and C.-W. A. Tsao, VLSI CAD Software Bookshelf: Bounded-Skew Clock Tree Routing, May 2000. {Accessed: Nov 18 2009} http:\/\/vlsicad.ucsd.edu\/GSRC\/bookshelf\/Slots\/BST\/"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1109\/TCAD.2004.837727"},{"key":"e_1_3_2_1_19_1","volume-title":"ACM symp. Physical Design","author":"Kashyap C. V.","year":"2003","unstructured":"C. V. Kashyap , : A Technique for Extending Delay and Slew Metrics to Ramp Inputs \", ACM symp. Physical Design , 2003 C. V. Kashyap, et al., \"PERI: A Technique for Extending Delay and Slew Metrics to Ramp Inputs\", ACM symp. Physical Design, 2003"}],"event":{"sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA"],"acronym":"DAC '10","name":"DAC '10: The 47th Annual Design Automation Conference 2010","location":"Anaheim California"},"container-title":["Proceedings of the 47th Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1837274.1837297","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1837274.1837297","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:35Z","timestamp":1750246775000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1837274.1837297"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6,13]]},"references-count":19,"alternative-id":["10.1145\/1837274.1837297","10.1145\/1837274"],"URL":"https:\/\/doi.org\/10.1145\/1837274.1837297","relation":{},"subject":[],"published":{"date-parts":[[2010,6,13]]},"assertion":[{"value":"2010-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}