{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,9]],"date-time":"2026-02-09T19:29:20Z","timestamp":1770665360138,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,13]],"date-time":"2010-06-13T00:00:00Z","timestamp":1276387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCR-0538945ECCS-0725765CCF-0953398"],"award-info":[{"award-number":["CCR-0538945ECCS-0725765CCF-0953398"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCR-0538945ECCS-0725765CCF-0953398"],"award-info":[{"award-number":["CCR-0538945ECCS-0725765CCF-0953398"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000148","name":"Division of Electrical, Communications and Cyber Systems","doi-asserted-by":"publisher","award":["CCR-0538945ECCS-0725765CCF-0953398"],"award-info":[{"award-number":["CCR-0538945ECCS-0725765CCF-0953398"]}],"id":[{"id":"10.13039\/100000148","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,13]]},"DOI":"10.1145\/1837274.1837314","type":"proceedings-article","created":{"date-parts":[[2010,10,28]],"date-time":"2010-10-28T14:47:40Z","timestamp":1288277260000},"page":"156-161","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":38,"title":["A multilayer nanophotonic interconnection network for on-chip many-core communications"],"prefix":"10.1145","author":[{"given":"Xiang","family":"Zhang","sequence":"first","affiliation":[{"name":"The University of Arizona, Tucson, AZ"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed","family":"Louri","sequence":"additional","affiliation":[{"name":"The University of Arizona, Tucson, AZ"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"http:\/\/www.itrs.net.  http:\/\/www.itrs.net."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00339-009-5109-2"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183430"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2008.11"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2006.10.001"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555809"},{"key":"e_1_3_2_1_8_1","volume-title":"Principles and Practices of Interconnection Networks","author":"Dally W.","year":"2003","unstructured":"W. Dally and B. Towles . Principles and Practices of Interconnection Networks . Morgan Kaufmann Publishers Inc ., San Francisco, CA, USA, 2003 . W. Dally and B. Towles. Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 2003."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1531542.1531607"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2009.19"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071460"},{"key":"e_1_3_2_1_12_1","first-page":"423","volume-title":"DATE","author":"Kahng A.","year":"2009","unstructured":"A. Kahng and et al. Orion 2.0: A fast and accurate noc power and area model for early-stage design space exploration . In DATE , pages 423 -- 428 , April 2009 . A. Kahng and et al. Orion 2.0: A fast and accurate noc power and area model for early-stage design space exploration. In DATE, pages 423--428, April 2009."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250680"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.28"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1364\/OE.15.012686"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2020712"},{"key":"e_1_3_2_1_17_1","volume-title":"ICCD '07","author":"Kumar A.","year":"2007","unstructured":"A. Kumar and et al. A 4.6tbits\/s 3.6ghz single-cycle noc router with a novel switch allocator in 65nm cmos . In ICCD '07 , October 2007 . A. Kumar and et al. A 4.6tbits\/s 3.6ghz single-cycle noc router with a novel switch allocator in 65nm cmos. In ICCD '07, October 2007."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382159"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2014298"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555808"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.13"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630061"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1364\/OE.17.005118"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.35"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.35"},{"key":"e_1_3_2_1_26_1","first-page":"30","volume-title":"HPCA '09","author":"Xu Y.","year":"2009","unstructured":"Y. Xu and et al. A low-radix and low-diameter 3d interconnection network design . In HPCA '09 , pages 30 -- 42 , 2009 . Y. Xu and et al. A low-radix and low-diameter 3d interconnection network design. In HPCA '09, pages 30--42, 2009."}],"event":{"name":"DAC '10: The 47th Annual Design Automation Conference 2010","location":"Anaheim California","acronym":"DAC '10","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA"]},"container-title":["Proceedings of the 47th Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1837274.1837314","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1837274.1837314","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:35Z","timestamp":1750246775000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1837274.1837314"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6,13]]},"references-count":26,"alternative-id":["10.1145\/1837274.1837314","10.1145\/1837274"],"URL":"https:\/\/doi.org\/10.1145\/1837274.1837314","relation":{},"subject":[],"published":{"date-parts":[[2010,6,13]]},"assertion":[{"value":"2010-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}