{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,22]],"date-time":"2026-01-22T22:44:25Z","timestamp":1769121865003,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":49,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,13]],"date-time":"2010-06-13T00:00:00Z","timestamp":1276387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,13]]},"DOI":"10.1145\/1837274.1837352","type":"proceedings-article","created":{"date-parts":[[2010,10,28]],"date-time":"2010-10-28T14:47:40Z","timestamp":1288277260000},"page":"300-305","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":53,"title":["Networks on Chips"],"prefix":"10.1145","author":[{"given":"G.","family":"De Micheli","sequence":"first","affiliation":[{"name":"LSI, EPFL, Lausanne, Switzerland"}]},{"given":"C.","family":"Seiculescu","sequence":"additional","affiliation":[{"name":"LSI, EPFL, Lausanne, Switzerland"}]},{"given":"S.","family":"Murali","sequence":"additional","affiliation":[{"name":"iNoCs, Lausanne, Switzerland"}]},{"given":"L.","family":"Benini","sequence":"additional","affiliation":[{"name":"University of Bologna, Bologna, Italy"}]},{"given":"F.","family":"Angiolini","sequence":"additional","affiliation":[{"name":"iNoCs, Lausanne, Switzerland"}]},{"given":"A.","family":"Pullini","sequence":"additional","affiliation":[{"name":"iNoCs, Lausanne, Switzerland"}]}],"member":"320","published-online":{"date-parts":[[2010,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"133","volume-title":"Advanced Research in VLSI: Proceedings of the Sixth MIT Conference","author":"Seitz C.","year":"1990","unstructured":"C. Seitz , \"Let's Route Packets Instead of Wires.\" Advanced Research in VLSI: Proceedings of the Sixth MIT Conference , 1990 , pp. 133 -- 138 . C. Seitz, \"Let's Route Packets Instead of Wires.\" Advanced Research in VLSI: Proceedings of the Sixth MIT Conference, 1990, pp. 133--138."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343776"},{"key":"e_1_3_2_1_4_1","volume-title":"Morgan Kaufmann","author":"De Micheli G.","year":"2006","unstructured":"G. De Micheli , L. Benini , \"Networks on Chips : Technology and Tools \", Morgan Kaufmann , First Edition , July , 2006 . G. De Micheli, L. Benini, \"Networks on Chips: Technology and Tools\", Morgan Kaufmann, First Edition, July, 2006."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.881217"},{"key":"e_1_3_2_1_7_1","first-page":"232","volume-title":"Conf. Adv. Research in VLSI","author":"Dally W. J.","year":"1999","unstructured":"W. J. Dally , S. Lacy , \" VLSI Architecture : Past, Present and Future \", Conf. Adv. Research in VLSI , pp. 232 -- 241 , 1999 . W. J. Dally, S. Lacy, \"VLSI Architecture: Past, Present and Future\", Conf. Adv. Research in VLSI, pp. 232--241, 1999."},{"key":"e_1_3_2_1_8_1","first-page":"8","volume-title":"Proc. IEEE ISVLSI","author":"Marculescu R.","year":"2003","unstructured":"R. Marculescu , \"Networks-on-chip : the quest for on-chip fault-tolerant communication \", Proc. IEEE ISVLSI , pp. 8 -- 12 , Feb 2003 . R. Marculescu, \"Networks-on-chip: the quest for on-chip fault-tolerant communication\", Proc. IEEE ISVLSI, pp. 8--12, Feb 2003."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996809"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233573"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/1874620.1874626"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1151074.1151076"},{"key":"e_1_3_2_1_14_1","first-page":"146","volume-title":"Proc. ICCD","author":"Pinto A.","year":"2003","unstructured":"A. Pinto , L. Carloni , A. Sangiovanni-Vincentelli , \"Efficient Synthesis of Networks on Chip\" , Proc. ICCD , pp. 146 -- 150 , Oct 2003 . A. Pinto, L. Carloni, A. Sangiovanni-Vincentelli, \"Efficient Synthesis of Networks on Chip\", Proc. ICCD, pp. 146--150, Oct 2003."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/966747.966758"},{"key":"e_1_3_2_1_16_1","first-page":"231","volume-title":"Proc. ICCAD","author":"Srinivasan K.","year":"2005","unstructured":"K. Srinivasan , K. Chatha , G. Konjevod , \"An Automated Technique for Topology and Route Generation of Application Specific On-Chip Interconnection Networks\" , Proc. ICCAD , pp. 231 -- 237 , Nov 2005 . K. Srinivasan, K. Chatha, G. Konjevod, \"An Automated Technique for Topology and Route Generation of Application Specific On-Chip Interconnection Networks\", Proc. ICCAD, pp. 231--237, Nov 2005."},{"key":"e_1_3_2_1_17_1","first-page":"377","volume-title":"Proc. HPCA","author":"Ho W. H.","year":"2003","unstructured":"W. H. Ho , T. M. Pinkston , \" A Methodology for Designing Efficient On-Chip Interconnects on Well-Behaved Communication Patterns\" , Proc. HPCA , pp. 377 -- 388 , Feb 2003 . W. H. Ho, T. M. Pinkston, \"A Methodology for Designing Efficient On-Chip Interconnects on Well-Behaved Communication Patterns\", Proc. HPCA, pp. 377--388, Feb 2003."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774670"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/789090.790025"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2003.07.004"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/789083.1022751"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2004.1411133"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.10"},{"key":"e_1_3_2_1_24_1","first-page":"129","volume-title":"NOCS","author":"Beigne E.","year":"2008","unstructured":"E. Beigne voltage and frequency scaling architecture for units integration with a GALS NoC \", NOCS , pp. 129 -- 138 , 2008 . E. Beigne et al., \"Dynamic voltage and frequency scaling architecture for units integration with a GALS NoC\", NOCS, pp. 129--138, 2008."},{"key":"e_1_3_2_1_25_1","volume-title":"NoC Symposium","author":"I.","year":"2008","unstructured":"Miro-Panades, I. et al., \"Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture \", NoC Symposium , 2008 . Miro-Panades, I. et al., \"Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture\", NoC Symposium, 2008."},{"key":"e_1_3_2_1_26_1","volume-title":"Proc. SoC 2005","author":"T.","unstructured":"Bjerregaard, T. et al. \"An OCP Compliant Network Adapter for GALS-based SoC Design Using the MANGO Network-on-Chip \", Proc. SoC 2005 Bjerregaard, T. et al. \"An OCP Compliant Network Adapter for GALS-based SoC Design Using the MANGO Network-on-Chip\", Proc. SoC 2005"},{"key":"e_1_3_2_1_27_1","unstructured":"http:\/\/www.tilera.com\/products\/processors.php  http:\/\/www.tilera.com\/products\/processors.php"},{"key":"e_1_3_2_1_28_1","unstructured":"http:\/\/www.arteris.com\/flex_noc.php  http:\/\/www.arteris.com\/flex_noc.php"},{"key":"e_1_3_2_1_29_1","volume-title":"STMicroelectronics Technical Article TA305","author":"Artieri A.","year":"2003","unstructured":"A. Artieri , V. D Alto , R. Chesson , M. Hopkins , M. C. Rossi , \"Nomadik Open Multimedia Platform for Next-generation Mobile Devices\" , STMicroelectronics Technical Article TA305 , 2003 , available at http:\/\/www.st.com A. Artieri, V. D Alto, R. Chesson, M. Hopkins, M. C. Rossi, \"Nomadik Open Multimedia Platform for Next-generation Mobile Devices\", STMicroelectronics Technical Article TA305, 2003, available at http:\/\/www.st.com"},{"key":"e_1_3_2_1_30_1","volume-title":"Texas Instruments","author":"Helmig J.","year":"2002","unstructured":"J. Helmig , \"Developing core software technologies for TI's OMAPTM platform \", Texas Instruments , 2002 . Available at http:\/\/www.ti.com. J. Helmig, \"Developing core software technologies for TI's OMAPTM platform\", Texas Instruments, 2002. Available at http:\/\/www.ti.com."},{"key":"e_1_3_2_1_31_1","unstructured":"http:\/\/www.infineon.com\/cms\/en\/corporate\/press\/news\/releases\/2006\/170186.html  http:\/\/www.infineon.com\/cms\/en\/corporate\/press\/news\/releases\/2006\/170186.html"},{"key":"e_1_3_2_1_32_1","unstructured":"http:\/\/www.arm.com\/products\/system-ip\/interconnect\/axi\/index.php  http:\/\/www.arm.com\/products\/system-ip\/interconnect\/axi\/index.php"},{"key":"e_1_3_2_1_33_1","unstructured":"http:\/\/www.arm.com\/products\/system-ip\/amba\/amba-open-specifications.php  http:\/\/www.arm.com\/products\/system-ip\/amba\/amba-open-specifications.php"},{"key":"e_1_3_2_1_34_1","unstructured":"http:\/\/www.synopsys.com\/dw\/ipdir.php?ds=core_consultant  http:\/\/www.synopsys.com\/dw\/ipdir.php?ds=core_consultant"},{"key":"e_1_3_2_1_35_1","unstructured":"http:\/\/www.silistix.com\/  http:\/\/www.silistix.com\/"},{"key":"e_1_3_2_1_36_1","unstructured":"http:\/\/www.inocs.com\/  http:\/\/www.inocs.com\/"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"key":"e_1_3_2_1_38_1","volume-title":"ISSCC","author":"Howard J.","year":"2010","unstructured":"J. Howard A 48-Core IA-32 Message-Passing Processor with DVFS in 45nm CMOS\" , ISSCC 2010 . J. Howard et al, \"A 48-Core IA-32 Message-Passing Processor with DVFS in 45nm CMOS\", ISSCC 2010."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523180"},{"key":"e_1_3_2_1_41_1","volume-title":"IEEE ISSCC","author":"Kim K.","year":"2009","unstructured":"K. Kim A 201.4GOPS 496mW Real-Time Multi-Object Recognition Processor with Bio-Inspired Neural Perception Engine\" , IEEE ISSCC 2009 . K. Kim et al., \"A 201.4GOPS 496mW Real-Time Multi-Object Recognition Processor with Bio-Inspired Neural Perception Engine\", IEEE ISSCC 2009."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.22"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.79"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.1"},{"key":"e_1_3_2_1_45_1","volume-title":"Proc. DATE","author":"A.","year":"2004","unstructured":"A. Jalabert et. al, \"xpipesCompiler : A Tool For Instantiating Application Specific Networks on Chips \", Proc. DATE 2004 . A. Jalabert et. al, \"xpipesCompiler: A Tool For Instantiating Application Specific Networks on Chips\", Proc. DATE 2004."},{"key":"e_1_3_2_1_46_1","unstructured":"www.ocpip.org  www.ocpip.org"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261386"},{"key":"e_1_3_2_1_49_1","volume-title":"IEEE Symposium on VLSI Circuits","author":"Ho R.","year":"2003","unstructured":"R. Ho , K. Mai , M. Horowitz , \"Efficient On-Chip Global Interconnects\" , IEEE Symposium on VLSI Circuits , June 2003 . R. Ho, K. Mai, M. Horowitz, \"Efficient On-Chip Global Interconnects\", IEEE Symposium on VLSI Circuits, June 2003."}],"event":{"name":"DAC '10: The 47th Annual Design Automation Conference 2010","location":"Anaheim California","acronym":"DAC '10","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA"]},"container-title":["Proceedings of the 47th Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1837274.1837352","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1837274.1837352","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:35Z","timestamp":1750246775000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1837274.1837352"}},"subtitle":["from research to products"],"short-title":[],"issued":{"date-parts":[[2010,6,13]]},"references-count":49,"alternative-id":["10.1145\/1837274.1837352","10.1145\/1837274"],"URL":"https:\/\/doi.org\/10.1145\/1837274.1837352","relation":{},"subject":[],"published":{"date-parts":[[2010,6,13]]},"assertion":[{"value":"2010-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}