{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:30:13Z","timestamp":1750307413737,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,13]],"date-time":"2010-06-13T00:00:00Z","timestamp":1276387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,13]]},"DOI":"10.1145\/1837274.1837356","type":"proceedings-article","created":{"date-parts":[[2010,10,28]],"date-time":"2010-10-28T14:47:40Z","timestamp":1288277260000},"page":"314-319","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Automatic multithreaded pipeline synthesis from transactional datapath specifications"],"prefix":"10.1145","author":[{"given":"Eriko","family":"Nurvitadhi","sequence":"first","affiliation":[{"name":"Carnegie Mellon University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James C.","family":"Hoe","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shih-Lien L.","family":"Lu","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Timothy","family":"Kam","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344684"},{"key":"e_1_3_2_1_2_1","volume-title":"IEE Computers and Digital Techniques","author":"Dimond R.","year":"2006","unstructured":"R. Dimond , O. Mencer , W. Luk , \"Application-specific Customization of Multithreaded Soft Processors\" , IEE Computers and Digital Techniques , Vol. 153 , Issue 3, 2006 . R. Dimond, O. Mencer, W. Luk, \"Application-specific Customization of Multithreaded Soft Processors\", IEE Computers and Digital Techniques, Vol. 153, Issue 3, 2006."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.10"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/240518.240652"},{"key":"e_1_3_2_1_5_1","volume-title":"PEAS-III: An ASIP Design Environment,\" International Conference on Computer Design","author":"Itoh M.","year":"2000","unstructured":"M. Itoh , S. Higaki , J. Sato , A. Shiomi , Y. Takeuchi , , \" PEAS-III: An ASIP Design Environment,\" International Conference on Computer Design , 2000 . M. Itoh, S. Higaki, J. Sato, A. Shiomi, Y. Takeuchi, et al., \"PEAS-III: An ASIP Design Environment,\" International Conference on Computer Design, 2000."},{"key":"e_1_3_2_1_6_1","volume-title":"International Conference on Computer-Aided Design","author":"Kam T.","year":"2008","unstructured":"T. Kam , M. Kishinevsky , J. Cortadella , M. Galceran-Oms , \"Correct-by-construction Microarchitectural Pipelining\" , International Conference on Computer-Aided Design , 2008 . T. Kam, M. Kishinevsky, J. Cortadella, M. Galceran-Oms, \"Correct-by-construction Microarchitectural Pipelining\", International Conference on Computer-Aided Design, 2008."},{"key":"e_1_3_2_1_7_1","volume-title":"International Conference on VLSI Design","author":"Kejariwal A.","year":"2004","unstructured":"A. Kejariwal , P. Mishra , N. Dutt , \"Synthesis-driven Exploration of Pipelined Embedded Processors\" , International Conference on VLSI Design , 2004 . A. Kejariwal, P. Mishra, N. Dutt, \"Synthesis-driven Exploration of Pipelined Embedded Processors\", International Conference on VLSI Design, 2004."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379071"},{"key":"e_1_3_2_1_9_1","volume-title":"Field-Programmable Logic and Applications","author":"Labrecque M.","year":"2009","unstructured":"M. Labrecque , J. G. Steffan , \"Fast critical sections via thread scheduling for FPGA-based multithreaded processors \", Field-Programmable Logic and Applications , 2009 . M. Labrecque, J. G. Steffan, \"Fast critical sections via thread scheduling for FPGA-based multithreaded processors\", Field-Programmable Logic and Applications, 2009."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2008.8"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/500001.500053"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289881.1289910"},{"key":"e_1_3_2_1_13_1","volume-title":"Design Automation and Test in Europe","author":"Nurvitadhi E.","year":"2010","unstructured":"E. Nurvitadhi , J. C. Hoe , T. Kam , S. L. Lu , \" Automatic Pipelining from Transactional Datapath Specifications\" , Design Automation and Test in Europe , 2010 . E. Nurvitadhi, J. C. Hoe, T. Kam, S. L. Lu, \"Automatic Pipelining from Transactional Datapath Specifications\", Design Automation and Test in Europe, 2010."},{"key":"e_1_3_2_1_14_1","volume-title":"RTL Processor Synthesis for Architecture Exploration and Implementation\", Design Automation and Test in Europe","author":"Schliebusch O.","year":"2004","unstructured":"O. Schliebusch , A. Chattopadhyay , R. Leupers , G. Ascheid , H. Meyr , , \" RTL Processor Synthesis for Architecture Exploration and Implementation\", Design Automation and Test in Europe , 2004 . O. Schliebusch, A. Chattopadhyay, R. Leupers, G. Ascheid, H. Meyr, et al., \"RTL Processor Synthesis for Architecture Exploration and Implementation\", Design Automation and Test in Europe, 2004."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/641865.641867"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887921"}],"event":{"name":"DAC '10: The 47th Annual Design Automation Conference 2010","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA"],"location":"Anaheim California","acronym":"DAC '10"},"container-title":["Proceedings of the 47th Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1837274.1837356","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1837274.1837356","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:35Z","timestamp":1750246775000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1837274.1837356"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6,13]]},"references-count":16,"alternative-id":["10.1145\/1837274.1837356","10.1145\/1837274"],"URL":"https:\/\/doi.org\/10.1145\/1837274.1837356","relation":{},"subject":[],"published":{"date-parts":[[2010,6,13]]},"assertion":[{"value":"2010-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}