{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:13:26Z","timestamp":1763468006612,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,13]],"date-time":"2010-06-13T00:00:00Z","timestamp":1276387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,13]]},"DOI":"10.1145\/1837274.1837362","type":"proceedings-article","created":{"date-parts":[[2010,10,28]],"date-time":"2010-10-28T14:47:40Z","timestamp":1288277260000},"page":"344-349","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":38,"title":["Instruction cache locking using temporal reuse profile"],"prefix":"10.1145","author":[{"given":"Yun","family":"Liang","sequence":"first","affiliation":[{"name":"National University of Singapore"}]},{"given":"Tulika","family":"Mitra","sequence":"additional","affiliation":[{"name":"National University of Singapore"}]}],"member":"320","published-online":{"date-parts":[[2010,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"3rd Generation Intel Xscale Microarchitecture Developers's Manual. Intel May 2007. http:\/\/www.intel.com\/design\/intelxscale.  3rd Generation Intel Xscale Microarchitecture Developers's Manual. Intel May 2007. http:\/\/www.intel.com\/design\/intelxscale."},{"volume-title":"April","year":"2009","key":"e_1_3_2_1_2_1","unstructured":"ADSP-BF533 Processor Hardware Reference. Analog Devices , April 2009 . http:\/\/www.analog.com\/static\/imported-files\/processor_manuals\/bf533_hwr_Rev3.4.pdf. ADSP-BF533 Processor Hardware Reference. Analog Devices, April 2009. http:\/\/www.analog.com\/static\/imported-files\/processor_manuals\/bf533_hwr_Rev3.4.pdf."},{"key":"e_1_3_2_1_3_1","unstructured":"ARM Cortex A-8 Technical Reference Manual. ARM Revised March 2004. http:\/\/www.arm.com\/products\/CPUs\/families\/ARMCortexFamily.html.  ARM Cortex A-8 Technical Reference Manual. ARM Revised March 2004. http:\/\/www.arm.com\/products\/CPUs\/families\/ARMCortexFamily.html."},{"key":"e_1_3_2_1_4_1","unstructured":"ARM1156T2-S Technical Reference Manual. ARM Revised July 2007. http:\/\/www.arm.com\/products\/CPUs\/families\/ARM11Family.html.  ARM1156T2-S Technical Reference Manual. ARM Revised July 2007. http:\/\/www.arm.com\/products\/CPUs\/families\/ARM11Family.html."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629395.1629422"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"e_1_3_2_1_7_1","volume-title":"Proceedings of the IASTED International Conference on Parallel and Distributed Computing and Systems","author":"Beyls K.","year":"2001","unstructured":"K. Beyls and E. H. D'Hollander . Reuse distance as a metric for cache behavior . In Proceedings of the IASTED International Conference on Parallel and Distributed Computing and Systems , 2001 . K. Beyls and E. H. D'Hollander. Reuse distance as a metric for cache behavior. In Proceedings of the IASTED International Conference on Parallel and Distributed Computing and Systems, 2001."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1177\/109434200001400404"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/780822.781159"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289853"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/330249.330254"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/827272.829141"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391545"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/781027.781062"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/1233791.1233796"}],"event":{"name":"DAC '10: The 47th Annual Design Automation Conference 2010","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA"],"location":"Anaheim California","acronym":"DAC '10"},"container-title":["Proceedings of the 47th Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1837274.1837362","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1837274.1837362","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:35Z","timestamp":1750246775000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1837274.1837362"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6,13]]},"references-count":15,"alternative-id":["10.1145\/1837274.1837362","10.1145\/1837274"],"URL":"https:\/\/doi.org\/10.1145\/1837274.1837362","relation":{},"subject":[],"published":{"date-parts":[[2010,6,13]]},"assertion":[{"value":"2010-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}