{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:06:35Z","timestamp":1761645995196,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,13]],"date-time":"2010-06-13T00:00:00Z","timestamp":1276387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100002920","name":"Research Grants Council, University Grants Committee, Hong Kong","doi-asserted-by":"publisher","award":["CityU 123609"],"award-info":[{"award-number":["CityU 123609"]}],"id":[{"id":"10.13039\/501100002920","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["60728206"],"award-info":[{"award-number":["60728206"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,13]]},"DOI":"10.1145\/1837274.1837363","type":"proceedings-article","created":{"date-parts":[[2010,10,28]],"date-time":"2010-10-28T14:47:40Z","timestamp":1288277260000},"page":"350-355","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":82,"title":["Reducing write activities on non-volatile memories in embedded CMPs via data migration and recomputation"],"prefix":"10.1145","author":[{"given":"Jingtong","family":"Hu","sequence":"first","affiliation":[{"name":"University of Texas at Dallas, Richardson, TX"}]},{"given":"Chun Jason","family":"Xue","sequence":"additional","affiliation":[{"name":"City University of Hong Kong, Kowloon, Hong Kong"}]},{"given":"Wei-Che","family":"Tseng","sequence":"additional","affiliation":[{"name":"University of Texas at Dallas, Richardson, TX"}]},{"given":"Yi","family":"He","sequence":"additional","affiliation":[{"name":"University of Texas at Dallas, Richardson, TX"}]},{"given":"Meikang","family":"Qiu","sequence":"additional","affiliation":[{"name":"University of Kentucky, Lexington, KY"}]},{"given":"Edwin H.-M.","family":"Sha","sequence":"additional","affiliation":[{"name":"University of Texas at Dallas, Richardson, TX"}]}],"member":"320","published-online":{"date-parts":[[2010,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454144"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.26"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1121013"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.820866"},{"key":"e_1_3_2_1_5_1","volume-title":"August","author":"Kanellos M.","year":"2007","unstructured":"M. Kanellos . Ibm changes directions in magnetic memory , August 2007 . http:\/\/news.cnet.com\/IBM-changes-directions-in-magnetic-memory\/2100-1004_3-6203198. M. Kanellos. Ibm changes directions in magnetic memory, August 2007. http:\/\/news.cnet.com\/IBM-changes-directions-in-magnetic-memory\/2100-1004_3-6203198."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2008.4588577"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278535"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1450135.1450144"},{"key":"e_1_3_2_1_9_1","first-page":"841","volume-title":"ASP-DAC '09","author":"Li J.","year":"2009","unstructured":"J. Li , P. Ndai , A. Goel , H. Liu , and K. Roy . An alternate design paradigm for robust spin-torque transfer magnetic ram (stt mram) from circuit\/architecture perspective . In ASP-DAC '09 , pages 841 -- 846 , Yokohama, Japan , 2009 . J. Li, P. Ndai, A. Goel, H. Liu, and K. Roy. An alternate design paradigm for robust spin-torque transfer magnetic ram (stt mram) from circuit\/architecture perspective. In ASP-DAC '09, pages 841--846, Yokohama, Japan, 2009."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/944645.944684"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/1874620.1874804"},{"key":"e_1_3_2_1_12_1","volume-title":"Oct.","author":"Williams I.","year":"2009","unstructured":"I. Williams . Phase change memory is another step closer , Oct. 2009 . http:\/\/www.hpcwire.com\/news\/Phase-Change-Memory-is-Another-Step-Closer.html. I. Williams. Phase change memory is another step closer, Oct. 2009. http:\/\/www.hpcwire.com\/news\/Phase-Change-Memory-is-Another-Step-Closer.html."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2009.2024870"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1698772.1698780"},{"issue":"1","key":"e_1_3_2_1_15_1","first-page":"379","article-title":"Optimized address assignment with array and loop transformations for minimizing schedule length","volume":"55","author":"Xue C. J.","year":"2008","unstructured":"C. J. Xue , Z. Jia , Z. Shao , M. Wang , and E. H.-M. Sha . Optimized address assignment with array and loop transformations for minimizing schedule length . IEEE TCAS , 55 ( 1 ): 379 -- 389 , 2008 . C. J. Xue, Z. Jia, Z. Shao, M. Wang, and E. H.-M. Sha. Optimized address assignment with array and loop transformations for minimizing schedule length. IEEE TCAS, 55(1):379--389, 2008.","journal-title":"IEEE TCAS"},{"issue":"9","key":"e_1_3_2_1_16_1","first-page":"976","article-title":"Optimizing address assignment for scheduling dsps with multiple functional units","volume":"53","author":"Xue C. J.","year":"2006","unstructured":"C. J. Xue , Z. Shao , Q. Zhuge , B. Xiao , M. Liu , and E. H.-M. Sha . Optimizing address assignment for scheduling dsps with multiple functional units . IEEE TCAS , 53 ( 9 ): 976 -- 980 , 2006 . C. J. Xue, Z. Shao, Q. Zhuge, B. Xiao, M. Liu, and E. H.-M. Sha. Optimizing address assignment for scheduling dsps with multiple functional units. IEEE TCAS, 53(9):976--980, 2006.","journal-title":"IEEE TCAS"},{"key":"e_1_3_2_1_17_1","first-page":"2691","volume-title":"Japanese Journal of Applied Physics","author":"Yeung F.","year":"2005","unstructured":"F. Yeung and et al. ge2sb2te5 confined structures and integration of 64mb phase-change random access memory . Japanese Journal of Applied Physics , pages 2691 -- 2695 , 2005 . F. Yeung and et al. ge2sb2te5 confined structures and integration of 64mb phase-change random access memory. Japanese Journal of Applied Physics, pages 2691--2695, 2005."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"}],"event":{"name":"DAC '10: The 47th Annual Design Automation Conference 2010","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA"],"location":"Anaheim California","acronym":"DAC '10"},"container-title":["Proceedings of the 47th Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1837274.1837363","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1837274.1837363","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:35Z","timestamp":1750246775000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1837274.1837363"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6,13]]},"references-count":18,"alternative-id":["10.1145\/1837274.1837363","10.1145\/1837274"],"URL":"https:\/\/doi.org\/10.1145\/1837274.1837363","relation":{},"subject":[],"published":{"date-parts":[[2010,6,13]]},"assertion":[{"value":"2010-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}