{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:30:13Z","timestamp":1750307413545,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,13]],"date-time":"2010-06-13T00:00:00Z","timestamp":1276387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,13]]},"DOI":"10.1145\/1837274.1837367","type":"proceedings-article","created":{"date-parts":[[2010,10,28]],"date-time":"2010-10-28T14:47:40Z","timestamp":1288277260000},"page":"368-373","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":29,"title":["BLoG"],"prefix":"10.1145","author":[{"given":"Sung-Boem","family":"Park","sequence":"first","affiliation":[{"name":"Stanford University, Stanford, CA and Intel Corporation, Santa Clara, CA"}]},{"given":"Anne","family":"Bracy","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA and Washington University in St. Louis, St. Louis, MO"}]},{"given":"Hong","family":"Wang","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA"}]},{"given":"Subhasish","family":"Mitra","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA"}]}],"member":"320","published-online":{"date-parts":[[2010,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146916"},{"key":"e_1_3_2_1_2_1","unstructured":"{Casazza 09} Casazza J. \"First the Tick Now the Tock: Intel Microarchitecture (Nehalem) \" Intel Corporation White paper.  {Casazza 09} Casazza J. \"First the Tick Now the Tock: Intel Microarchitecture (Nehalem) \" Intel Corporation White paper ."},{"key":"e_1_3_2_1_3_1","first-page":"293","volume-title":"Intl. Test Conf.","author":"Caty O.","year":"2005","unstructured":"{ Caty 05} Caty, O. , P. Dahlgren , and I. Bayraktaroglu , \" Microprocessor Silicon Debug based on Failure Propagation Tracing,\" Proc . Intl. Test Conf. , pp. 293 -- 302 , Nov. 2005 . {Caty 05} Caty, O., P. Dahlgren, and I. Bayraktaroglu, \"Microprocessor Silicon Debug based on Failure Propagation Tracing,\" Proc. Intl. Test Conf., pp. 293--302, Nov. 2005."},{"key":"e_1_3_2_1_4_1","volume-title":"Modern Processor Design","author":"Colwell R.","year":"2005","unstructured":"{ Colwell 05} Colwell, R. , et al., \"Intel's P6 Microarchitecture,\" Chapter 7 in Shen and Lipasti , Modern Processor Design , New York : McGraw-Hill , 2005 . {Colwell 05} Colwell, R., et al., \"Intel's P6 Microarchitecture,\" Chapter 7 in Shen and Lipasti, Modern Processor Design, New York: McGraw-Hill, 2005."},{"key":"e_1_3_2_1_5_1","first-page":"356","volume-title":"Intl. Conf. on Computer Design","author":"Gorjiara B.","year":"2007","unstructured":"{ Gorjiara 07} Gorjiara, B. , M. Reshadi , and D. Gajski , \" Generic Architecture Description for Retargetable Compilation and Synthesis of Application-Specific Pipelined IPs,\" Proc . Intl. Conf. on Computer Design , pp. 356 -- 361 , Oct. 2007 . {Gorjiara 07} Gorjiara, B., M. Reshadi, and D. Gajski, \"Generic Architecture Description for Retargetable Compilation and Synthesis of Application-Specific Pipelined IPs,\" Proc. Intl. Conf. on Computer Design, pp. 356--361, Oct. 2007."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/307418.307549"},{"key":"e_1_3_2_1_7_1","first-page":"451","volume-title":"Intl. Test Conf.","author":"Josephson D.","year":"2001","unstructured":"{ Josephson 01} Josephson, D. , S. Poehlman , and V. Govan , \" Debug Methodology for the McKinley Processor,\" Proc . Intl. Test Conf. , pp. 451 -- 460 , 2001 . {Josephson 01} Josephson, D., S. Poehlman, and V. Govan, \"Debug Methodology for the McKinley Processor,\" Proc. Intl. Test Conf., pp. 451--460, 2001."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146915"},{"key":"e_1_3_2_1_9_1","volume-title":"System Programming Guide, Part 1,\" Order number: 253668--027US","author":"Intel A","year":"2008","unstructured":"{ Intel 08} \"Intel\u00ae 64 and IA-32 Architectures Software Developer's Manual Volume 3 A : System Programming Guide, Part 1,\" Order number: 253668--027US , 2008 . {Intel 08} \"Intel\u00ae 64 and IA-32 Architectures Software Developer's Manual Volume 3A: System Programming Guide, Part 1,\" Order number: 253668--027US, 2008."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669136"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403689"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.317464"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1676066"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.53"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/24.994926"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030595"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.54"},{"key":"e_1_3_2_1_19_1","first-page":"743","volume-title":"Proc. Intl. Test Conf.","author":"Tupuri R. S.","year":"1997","unstructured":"{ Tupuri 97} Tupuri, R. S. , J. A. Abraham , \" A Novel Functional Test Generation Method for Processors using Commercial ATPG ,\" Proc. Intl. Test Conf. , pp. 743 -- 752 , 1997 . {Tupuri 97} Tupuri, R. S., J. A. Abraham, \"A Novel Functional Test Generation Method for Processors using Commercial ATPG,\" Proc. Intl. Test Conf., pp. 743--752, 1997."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/309847.309912"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/832296.836247"}],"event":{"name":"DAC '10: The 47th Annual Design Automation Conference 2010","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA"],"location":"Anaheim California","acronym":"DAC '10"},"container-title":["Proceedings of the 47th Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1837274.1837367","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1837274.1837367","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:35Z","timestamp":1750246775000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1837274.1837367"}},"subtitle":["post-silicon bug localization in processors using bug localization graphs"],"short-title":[],"issued":{"date-parts":[[2010,6,13]]},"references-count":20,"alternative-id":["10.1145\/1837274.1837367","10.1145\/1837274"],"URL":"https:\/\/doi.org\/10.1145\/1837274.1837367","relation":{},"subject":[],"published":{"date-parts":[[2010,6,13]]},"assertion":[{"value":"2010-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}