{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,30]],"date-time":"2026-04-30T03:35:38Z","timestamp":1777520138711,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,13]],"date-time":"2010-06-13T00:00:00Z","timestamp":1276387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000144","name":"Division of Computer and Network Systems","doi-asserted-by":"publisher","award":["CNS-0725354"],"award-info":[{"award-number":["CNS-0725354"]}],"id":[{"id":"10.13039\/100000144","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,13]]},"DOI":"10.1145\/1837274.1837401","type":"proceedings-article","created":{"date-parts":[[2010,10,28]],"date-time":"2010-10-28T14:47:40Z","timestamp":1288277260000},"page":"517-522","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["LUT-based FPGA technology mapping for reliability"],"prefix":"10.1145","author":[{"given":"Jason","family":"Cong","sequence":"first","affiliation":[{"name":"University of California, Los Angeles, Los Angeles, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kirill","family":"Minkovich","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, Los Angeles, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.7"},{"key":"e_1_3_2_1_2_1","first-page":"141","article-title":"Towards Nanocomputer Architecture","author":"Beckett P.","year":"2002","journal-title":"Asia-Pacific Computer System Architecture Conference"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"V. Betz and J. Rose \"VPR: A New Packing Placement and Routing Tool for FPGA Research \" International Workshop on Field-Programmable Logic and Applications 1997.   V. Betz and J. Rose \"VPR: A New Packing Placement and Routing Tool for FPGA Research \" International Workshop on Field-Programmable Logic and Applications 1997.","DOI":"10.1007\/3-540-63465-7_226"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.273754"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296425"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687422"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/15\/4\/019"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.97"},{"key":"e_1_3_2_1_9_1","first-page":"706","article-title":"Robust FPGA Resynthesis Based on Fault Tolerant Boolean Matching","author":"Hu Y.","year":"2008","journal-title":"International Conference on Computer-Aided Design"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534924"},{"key":"e_1_3_2_1_11_1","unstructured":"G. Micheli Synthesis and Optimization of Digital Circuits McGraw Hill 1994.   G. Micheli Synthesis and Optimization of Digital Circuits McGraw Hill 1994."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.264"},{"key":"e_1_3_2_1_13_1","first-page":"383","article-title":"An Integrated Technology Mapping Environment","author":"Mishchenko A.","year":"2005","journal-title":"Proceedings International Workshop on Logic & Synthesis"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.860955"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/13\/3\/323"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1676055"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2008.26"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2004.834192"},{"key":"e_1_3_2_1_19_1","first-page":"472","article-title":"Fault Tolerant Arithmetic with Applications in Nanotechnology Based Systems","author":"Rao W.","year":"2004","journal-title":"International Test Conference"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-006-0555-7"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146970"},{"key":"e_1_3_2_1_22_1","unstructured":"IWLS 2005 Benchmarks http:\/\/iwls.org\/iwls2005\/benchmarks.html  IWLS 2005 Benchmarks http:\/\/iwls.org\/iwls2005\/benchmarks.html"},{"key":"e_1_3_2_1_23_1","unstructured":"Xilinx EasyPath FPGAs http:\/\/www.xilinx.com\/products\/easypath  Xilinx EasyPath FPGAs http:\/\/www.xilinx.com\/products\/easypath"}],"event":{"name":"DAC '10: The 47th Annual Design Automation Conference 2010","location":"Anaheim California","acronym":"DAC '10","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA"]},"container-title":["Proceedings of the 47th Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1837274.1837401","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1837274.1837401","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:35Z","timestamp":1750246775000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1837274.1837401"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6,13]]},"references-count":23,"alternative-id":["10.1145\/1837274.1837401","10.1145\/1837274"],"URL":"https:\/\/doi.org\/10.1145\/1837274.1837401","relation":{},"subject":[],"published":{"date-parts":[[2010,6,13]]},"assertion":[{"value":"2010-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}