{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:35:28Z","timestamp":1772724928937,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":8,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,13]],"date-time":"2010-06-13T00:00:00Z","timestamp":1276387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,13]]},"DOI":"10.1145\/1837274.1837405","type":"proceedings-article","created":{"date-parts":[[2010,10,28]],"date-time":"2010-10-28T14:47:40Z","timestamp":1288277260000},"page":"525-530","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Verification for fault tolerance of the IBM system z microprocessor"],"prefix":"10.1145","author":[{"given":"Brian W.","family":"Thompto","sequence":"first","affiliation":[{"name":"IBM Systems & Technology Group, Austin, Texas"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bodo","family":"Hoppe","sequence":"additional","affiliation":[{"name":"IBM Germany Research & Development GmbH, Boeblingen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Architecture design for soft errors","author":"Mukherjee S.","year":"2008","unstructured":"S. Mukherjee , Architecture design for soft errors , Elsevier 2008 . S. Mukherjee, Architecture design for soft errors, Elsevier 2008."},{"key":"e_1_3_2_1_2_1","volume-title":"Proceedings of Dependable Systems and Networks, DSN","author":"Shum C.-L. K.","year":"2008","unstructured":"C.-L. K. Shum , S. Swaney : z10 Processor Core: Design For Dependability . Proceedings of Dependable Systems and Networks, DSN 2008 . C.-L. K. Shum, S. Swaney: z10 Processor Core: Design For Dependability. Proceedings of Dependable Systems and Networks, DSN 2008."},{"issue":"1","key":"e_1_3_2_1_3_1","volume":"53","author":"Busba F.","year":"2009","unstructured":"F. Busba , S. Dao-Trong , G. Gerwig , C. Jacobi , T. Koehler , E. Pfeffer , B. R. Prasky , J. G. Rell , A. Tsai: Design and microarchitecture of the IBM System z10 microprocessor, IBM J. Res. & Dev. 53 , No. 1 , 2009 . F. Busba, S. Dao-Trong, G. Gerwig, C. Jacobi, T. Koehler, E. Pfeffer, B. R. Prasky, J. G. Rell, A. Tsai: Design and microarchitecture of the IBM System z10 microprocessor, IBM J. Res. & Dev. 53, No. 1, 2009.","journal-title":"J. Res. & Dev."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.523.0275"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.483.0519"},{"key":"e_1_3_2_1_6_1","volume-title":"Dependable Systems and Networks With FTCS and DCC, 2008. DSN 2008.","author":"Ramachandran P.","unstructured":"P. Ramachandran , P. Kudva , J. W. Kellington , J. Schumann , P. Sanda : Statistical Fault Injection . Dependable Systems and Networks With FTCS and DCC, 2008. DSN 2008. P. Ramachandran, P. Kudva, J. W. Kellington, J. Schumann, P. Sanda: Statistical Fault Injection. Dependable Systems and Networks With FTCS and DCC, 2008. DSN 2008."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/1131481.1131534"},{"issue":"1","key":"e_1_3_2_1_8_1","volume":"53","author":"Krygowski C. A.","year":"2009","unstructured":"C. A. Krygowski , D. G. Bair , R. M. Gott , M. H. Decker , A. V. Giri , C. Habermann , M. Heizmann , S. Letz , W. J. Lewis , S. M. Licker , H. Mallar , E. C. McCain , W. Roesner , N. Siddique , A. E. Seigler , B. W. Thompto , K. Weber , and R. Winkelmann: Functional verification of the IBM System z10 processor chipset, IBM J. Res. & Dev. 53 , No. 1 , 2009 . C. A. Krygowski, D. G. Bair, R. M. Gott, M. H. Decker, A. V. Giri, C. Habermann, M. Heizmann, S. Letz, W. J. Lewis, S. M. Licker, H. Mallar, E. C. McCain, W. Roesner, N. Siddique, A. E. Seigler, B. W. Thompto, K. Weber, and R. Winkelmann: Functional verification of the IBM System z10 processor chipset, IBM J. Res. & Dev. 53, No. 1, 2009.","journal-title":"J. Res. & Dev."}],"event":{"name":"DAC '10: The 47th Annual Design Automation Conference 2010","location":"Anaheim California","acronym":"DAC '10","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA"]},"container-title":["Proceedings of the 47th Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1837274.1837405","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1837274.1837405","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:35Z","timestamp":1750246775000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1837274.1837405"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6,13]]},"references-count":8,"alternative-id":["10.1145\/1837274.1837405","10.1145\/1837274"],"URL":"https:\/\/doi.org\/10.1145\/1837274.1837405","relation":{},"subject":[],"published":{"date-parts":[[2010,6,13]]},"assertion":[{"value":"2010-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}