{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:30:14Z","timestamp":1750307414198,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,13]],"date-time":"2010-06-13T00:00:00Z","timestamp":1276387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,13]]},"DOI":"10.1145\/1837274.1837445","type":"proceedings-article","created":{"date-parts":[[2010,10,28]],"date-time":"2010-10-28T14:47:40Z","timestamp":1288277260000},"page":"673-678","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Closed-form modeling of layout-dependent mechanical stress"],"prefix":"10.1145","author":[{"given":"Vivek","family":"Joshi","sequence":"first","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Valeriy","family":"Sukharev","sequence":"additional","affiliation":[{"name":"Mentor Graphics Corp., Wilsonville, OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andres","family":"Torres","sequence":"additional","affiliation":[{"name":"Mentor Graphics Corp., Wilsonville, OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kanak","family":"Agarwal","sequence":"additional","affiliation":[{"name":"IBM Research Lab, Austin, TX"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dennis","family":"Sylvester","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Blaauw","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"176","volume-title":"Proc. VLSI Tech. Symp. Tech. Dig.","author":"Andrieu F.","year":"2005","unstructured":"F. Andrieu Proc. VLSI Tech. Symp. Tech. Dig. , pp. 176 -- 177 , 2005 . F. Andrieu et al., \"Experimental and Comparative Investigation of Low and High Field Transport in Substrate- and Process-Induced Strained Nanoscale MOSFETs,\" Proc. VLSI Tech. Symp. Tech. Dig., pp. 176--177, 2005."},{"key":"e_1_3_2_1_2_1","first-page":"50","volume-title":"VLSI Tech. Symp. Tech. Dig.","author":"Mistry K.","year":"2005","unstructured":"K. Mistry : Uniaxial Strained Silicon Transistors in a 90nm CMOS Technology,\" Proc . VLSI Tech. Symp. Tech. Dig. , pp. 50 -- 51 , 2005 . K. Mistry et al., \"Delaying Forever: Uniaxial Strained Silicon Transistors in a 90nm CMOS Technology,\" Proc. VLSI Tech. Symp. Tech. Dig., pp. 50--51, 2005."},{"key":"e_1_3_2_1_3_1","first-page":"667","volume-title":"Proc. CICC","author":"Chan V.","year":"2005","unstructured":"V. Chan PMOS performance Improvement ,\" Proc. CICC , pp. 667 -- 674 , 2005 . V. Chan et al., \"Strain for PMOS performance Improvement,\" Proc. CICC, pp. 667--674, 2005."},{"key":"e_1_3_2_1_4_1","first-page":"117","volume-title":"IEDM","author":"Bianchi R. A.","year":"2002","unstructured":"R. A. Bianchi modeling of trench isolation induced mechanical stress effects on MOSFET electrical performance,\" Proc . IEDM , pp. 117 -- 120 , 2002 . R. A. Bianchi et al., \"Accurate modeling of trench isolation induced mechanical stress effects on MOSFET electrical performance,\" Proc. IEDM, pp. 117--120, 2002."},{"key":"e_1_3_2_1_5_1","first-page":"489","volume-title":"IEDM","author":"Luo Z.","year":"2005","unstructured":"Z. Luo of high performance PFETs with strained Si channel and laser anneal,\" Proc . IEDM , pp. 489 -- 492 , 2005 . Z. Luo et al., \"Design of high performance PFETs with strained Si channel and laser anneal,\" Proc. IEDM, pp. 489--492, 2005."},{"key":"e_1_3_2_1_6_1","first-page":"1075","volume-title":"IEDM","author":"Yang H. S.","year":"2004","unstructured":"H. S. Yang stress liner for high performance sub - 45nm gate length SOI CMOS manufacturing,\" Proc . IEDM , pp. 1075 -- 1077 , 2004 . H. S. Yang et al., \"Dual stress liner for high performance sub - 45nm gate length SOI CMOS manufacturing,\" Proc. IEDM, pp. 1075--1077, 2004."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353666"},{"key":"e_1_3_2_1_8_1","first-page":"143","volume-title":"Proc. SISPAD","author":"Moroz V.","year":"2005","unstructured":"V. Moroz Proc. SISPAD , pp. 143 -- 146 , 2005 . V. Moroz et al., \"The Impact of Layout on Stress-Enhanced Transistor Performance,\" Proc. SISPAD, pp. 143--146, 2005."},{"key":"e_1_3_2_1_9_1","first-page":"117","volume-title":"IEDM","author":"Bianchi R. A.","year":"2002","unstructured":"R. A. Bianchi modeling of trench isolation induced mechanical stress effects on MOSFET electrical performance,\" Proc . IEDM , pp. 117 -- 120 , 2002 . R. A. Bianchi et al., \"Accurate modeling of trench isolation induced mechanical stress effects on MOSFET electrical performance,\" Proc. IEDM, pp. 117--120, 2002."},{"key":"e_1_3_2_1_10_1","first-page":"43","volume-title":"Proc. IEEE Conf. on Electron Devices and Solid-State Circuits","author":"Dunga M. V.","year":"2005","unstructured":"M. V. Dunga A Holistic Model for Mobility Enhancement through Process-Induced Stress,\" Proc. IEEE Conf. on Electron Devices and Solid-State Circuits , pp. 43 -- 46 , 2005 . M. V. Dunga et al., \"A Holistic Model for Mobility Enhancement through Process-Induced Stress,\" Proc. IEEE Conf. on Electron Devices and Solid-State Circuits, pp. 43--46, 2005."},{"key":"e_1_3_2_1_11_1","first-page":"433","volume-title":"IEDM","year":"2001","unstructured":"Shimizu : a new technique for CMOS-performance enhancement,\" Proc . IEDM , 2001 , pp. 433 -- 436 . Shimizu et al., \"Local mechanical-stress control (LMC): a new technique for CMOS-performance enhancement,\" Proc. IEDM, 2001, pp. 433--436."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1982.20659"}],"event":{"name":"DAC '10: The 47th Annual Design Automation Conference 2010","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA"],"location":"Anaheim California","acronym":"DAC '10"},"container-title":["Proceedings of the 47th Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1837274.1837445","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1837274.1837445","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:36Z","timestamp":1750246776000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1837274.1837445"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6,13]]},"references-count":12,"alternative-id":["10.1145\/1837274.1837445","10.1145\/1837274"],"URL":"https:\/\/doi.org\/10.1145\/1837274.1837445","relation":{},"subject":[],"published":{"date-parts":[[2010,6,13]]},"assertion":[{"value":"2010-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}