{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T16:11:00Z","timestamp":1780675860899,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,13]],"date-time":"2010-06-13T00:00:00Z","timestamp":1276387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,13]]},"DOI":"10.1145\/1837274.1837455","type":"proceedings-article","created":{"date-parts":[[2010,10,28]],"date-time":"2010-10-28T14:47:40Z","timestamp":1288277260000},"page":"717-722","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["A holistic approach for statistical SRAM analysis"],"prefix":"10.1145","author":[{"given":"Paul","family":"Zuber","sequence":"first","affiliation":[{"name":"Imec -- SSET -- Digital Components -- Insite, Kapeldreef, Leuven, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Petr","family":"Dobrovolny","sequence":"additional","affiliation":[{"name":"Imec -- SSET -- Digital Components -- Insite, Kapeldreef, Leuven, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Miguel","family":"Miranda","sequence":"additional","affiliation":[{"name":"Imec -- SSET -- Digital Components -- Insite, Kapeldreef, Leuven, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2010,6,13]]},"reference":[{"issue":"12","key":"e_1_3_2_1_1_1","first-page":"2502","article-title":"Random dopant induced threshold voltage lowering and fluctuations in sub-0.1 um MOSFET's: A 3-D 'atomistic' simulation study","volume":"45","author":"Asenov A.","year":"1998","unstructured":"A. Asenov , \" Random dopant induced threshold voltage lowering and fluctuations in sub-0.1 um MOSFET's: A 3-D 'atomistic' simulation study \" IEEE TEDevices , 45 ( 12 ). pp. 2502 -- 2513 . 1998 A. Asenov et al., \"Random dopant induced threshold voltage lowering and fluctuations in sub-0.1 um MOSFET's: A 3-D 'atomistic' simulation study\" IEEE TEDevices, 45(12). pp. 2502--2513. 1998","journal-title":"IEEE TEDevices"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810363"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030351"},{"key":"e_1_3_2_1_4_1","volume-title":"Proc. DATE","author":"Zuber P.","year":"2010","unstructured":"P. Zuber , Proc. DATE , 2010 P. Zuber et al. \"Statistical Memory Analysis for Yield Enhancement\", Proc. DATE, 2010"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.58"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146928"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146930"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630041"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"key":"e_1_3_2_1_10_1","volume-title":"VARAN: Variability Analysis for Memory Cell Robustness\" Proc. of SPIE","author":"Reisfeld G.","year":"2008","unstructured":"G. Reisfeld \" VARAN: Variability Analysis for Memory Cell Robustness\" Proc. of SPIE , vol. 6925 , March 2008 . G. Reisfeld et al. \"VARAN: Variability Analysis for Memory Cell Robustness\" Proc. of SPIE, vol. 6925, March 2008."},{"key":"e_1_3_2_1_11_1","first-page":"400","volume-title":"ESSCIRC","author":"Wang J.","year":"2007","unstructured":"J. Wang modeling for the minimum standby supply voltage of a full SRAM array\" Proc . ESSCIRC 2007 , pp. 400 -- 403 J. Wang et al. \"Statistical modeling for the minimum standby supply voltage of a full SRAM array\" Proc. ESSCIRC 2007, pp. 400--403"},{"key":"e_1_3_2_1_12_1","volume-title":"Proc. DATE","author":"Aitken R.","year":"2007","unstructured":"R. Aitken Proc. DATE , 2007 R. Aitken et al. \"Worst-Case Design and Margin for Embedded SRAM\" Proc. DATE, 2007"},{"key":"e_1_3_2_1_13_1","first-page":"87","volume-title":"Proc. ASMC SEMI","author":"Ott R.","year":"1999","unstructured":"R. Ott Proc. ASMC SEMI , 1999 , pp. 87 -- 91 R. Ott et al. \"An Effective Method to Estimate Defect Limited Yield Impact on Memory Devices,\" Proc. ASMC SEMI, 1999, pp. 87--91"},{"key":"e_1_3_2_1_14_1","volume-title":"PATMOS","author":"Zuber P.","year":"2009","unstructured":"P. Zuber \" Using Exponent Monte Carlo for Quick Parametric Yield Prediction of CMOS Circuits under Process Fluctuations \", PATMOS , 2009 P. Zuber et al. \"Using Exponent Monte Carlo for Quick Parametric Yield Prediction of CMOS Circuits under Process Fluctuations\", PATMOS, 2009"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848021"}],"event":{"name":"DAC '10: The 47th Annual Design Automation Conference 2010","location":"Anaheim California","acronym":"DAC '10","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA"]},"container-title":["Proceedings of the 47th Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1837274.1837455","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1837274.1837455","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:36Z","timestamp":1750246776000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1837274.1837455"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6,13]]},"references-count":15,"alternative-id":["10.1145\/1837274.1837455","10.1145\/1837274"],"URL":"https:\/\/doi.org\/10.1145\/1837274.1837455","relation":{},"subject":[],"published":{"date-parts":[[2010,6,13]]},"assertion":[{"value":"2010-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}