{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T11:13:10Z","timestamp":1780053190392,"version":"3.54.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,13]],"date-time":"2010-06-13T00:00:00Z","timestamp":1276387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Novatek Microelectronics Corp.","award":["99F2242EA"],"award-info":[{"award-number":["99F2242EA"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,13]]},"DOI":"10.1145\/1837274.1837457","type":"proceedings-article","created":{"date-parts":[[2010,10,28]],"date-time":"2010-10-28T14:47:40Z","timestamp":1288277260000},"page":"729-734","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["An efficient phase detector connection structure for the skew synchronization system"],"prefix":"10.1145","author":[{"given":"Yu-Chien","family":"Kao","sequence":"first","affiliation":[{"name":"National Tsing Hua University, HsinChu, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hsuan-Ming","family":"Chou","sequence":"additional","affiliation":[{"name":"National Tsing Hua University, HsinChu, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kun-Ting","family":"Tsai","sequence":"additional","affiliation":[{"name":"National Tsing Hua University, HsinChu, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shih-Chieh","family":"Chang","sequence":"additional","affiliation":[{"name":"National Tsing Hua University, HsinChu, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2010,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.dam.2003.12.004"},{"key":"e_1_3_2_1_2_1","unstructured":"Charles E. Dike Nasser A. Kurd Priyadarsan Patra and Javed Barkatullah \"A design for digital dynamic clock deskew \" Digest of technical papers of the symposium on VLSI circuits 2003.  Charles E. Dike Nasser A. Kurd Priyadarsan Patra and Javed Barkatullah \"A design for digital dynamic clock deskew \" Digest of technical papers of the symposium on VLSI circuits 2003."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/309847.309983"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"Eiichi Takahashi Yuji Kasai Masahiro Murakawa and Tetsuya Higuchi \"A post-silicon clock timing adjustment using genetic algorithms \" Digest of technical papers of the symposium on VLSI circuits 2003.  Eiichi Takahashi Yuji Kasai Masahiro Murakawa and Tetsuya Higuchi \"A post-silicon clock timing adjustment using genetic algorithms \" Digest of technical papers of the symposium on VLSI circuits 2003.","DOI":"10.1109\/JSSC.2004.824706"},{"key":"e_1_3_2_1_5_1","volume-title":"Technical Papers of IEEE International Solid-State Circuits Conference","author":"Geannopoulos George","year":"1998"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0166-218X(03)00262-2"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1137\/0220060"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"Jason Cong Zhigang Pan Lei He Cheng-Kok Koh and Kei-Yong Khoo \"Interconnect design for deep submicron ICs \" Proceedings of the IEEE\/ACM international conference on Computer-aided design 1997.   Jason Cong Zhigang Pan Lei He Cheng-Kok Koh and Kei-Yong Khoo \"Interconnect design for deep submicron ICs \" Proceedings of the IEEE\/ACM international conference on Computer-aided design 1997.","DOI":"10.1109\/ICCAD.1997.643579"},{"key":"e_1_3_2_1_9_1","unstructured":"Jeng-Liang Tsai and Lizheng Zhang and Charlie Chung-Ping Chen \"Statistical timing analysis driven post-silicon-tunable clock-tree synthesis \" Proceedings of the IEEE\/ACM International conference on Computer-aided design 2005.   Jeng-Liang Tsai and Lizheng Zhang and Charlie Chung-Ping Chen \"Statistical timing analysis driven post-silicon-tunable clock-tree synthesis \" Proceedings of the IEEE\/ACM International conference on Computer-aided design 2005."},{"key":"e_1_3_2_1_10_1","first-page":"36","article-title":"Madland, \"A multigigahertz clocking scheme for the Pentium 4 microprocessor","author":"Kurd Nasser A.","year":"2001","journal-title":"IEEE Journal of Solid State Circuits, VOL."},{"key":"e_1_3_2_1_11_1","unstructured":"Patrick Mahoney Eric Fetzer Bruce Doyle Sam Naffziger \"Clock distribution on a dual-core multi-threaded Itanium-family processor \" Proceedings of the IEEE International Solid-State Circuits Conference 2005.  Patrick Mahoney Eric Fetzer Bruce Doyle Sam Naffziger \"Clock distribution on a dual-core multi-threaded Itanium-family processor \" Proceedings of the IEEE International Solid-State Circuits Conference 2005."},{"key":"e_1_3_2_1_12_1","first-page":"39","article-title":"Clock generation and distribution for the 130-nm Itanium 2 processor with 6-MB On-Die L3 cache","author":"Tam Simon","year":"2004","journal-title":"IEEE Journal of Solid State Circuits, VOL."},{"key":"e_1_3_2_1_13_1","first-page":"35","article-title":"Clock generation and distribution for the first IA-64 microprocessor","author":"Tam Simon","year":"2000","journal-title":"IEEE Journal of Solid State Circuits, VOL."},{"key":"e_1_3_2_1_14_1","first-page":"39","article-title":"Kahng, \"Zero skew clock routing with minimum wirelength","author":"Chao Ting-Hai","year":"1992","journal-title":"IEEE Transaction on Circuits and Systems II: Analog and Digital Signal Processing, VOL."},{"key":"e_1_3_2_1_15_1","unstructured":"Ting-Hai Chao Yu-Chin Hsu and Jan-Ming Ho \"Zero skew clock net routing \" Proceedings of the 29th ACM\/IEEE conference on Design automation 1992.   Ting-Hai Chao Yu-Chin Hsu and Jan-Ming Ho \"Zero skew clock net routing \" Proceedings of the 29th ACM\/IEEE conference on Design automation 1992."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.925776"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917960"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391525"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687500"}],"event":{"name":"DAC '10: The 47th Annual Design Automation Conference 2010","location":"Anaheim California","acronym":"DAC '10","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA"]},"container-title":["Proceedings of the 47th Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1837274.1837457","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1837274.1837457","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:36Z","timestamp":1750246776000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1837274.1837457"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6,13]]},"references-count":19,"alternative-id":["10.1145\/1837274.1837457","10.1145\/1837274"],"URL":"https:\/\/doi.org\/10.1145\/1837274.1837457","relation":{},"subject":[],"published":{"date-parts":[[2010,6,13]]},"assertion":[{"value":"2010-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}