{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:30:13Z","timestamp":1750307413828,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,13]],"date-time":"2010-06-13T00:00:00Z","timestamp":1276387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,13]]},"DOI":"10.1145\/1837274.1837469","type":"proceedings-article","created":{"date-parts":[[2010,10,28]],"date-time":"2010-10-28T14:47:40Z","timestamp":1288277260000},"page":"773-776","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["Leveraging UPF-extracted assertions for modeling and formal verification of architectural power intent"],"prefix":"10.1145","author":[{"given":"Aritra","family":"Hazra","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Kharagpur, India"}]},{"given":"Srobona","family":"Mitra","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Kharagpur, India"}]},{"given":"Pallab","family":"Dasgupta","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Kharagpur, India"}]},{"given":"Ajit","family":"Pal","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Kharagpur, India"}]},{"given":"Debabrata","family":"Bagchi","sequence":"additional","affiliation":[{"name":"Synopsys(India) Pvt. Ltd., Bangalore, India"}]},{"given":"Kaustav","family":"Guha","sequence":"additional","affiliation":[{"name":"Synopsys(India) Pvt. Ltd., Bangalore, India"}]}],"member":"320","published-online":{"date-parts":[[2010,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"A Practical Guide for Low Power Design -- An Experience with CPF; Power Forward. A Practical Guide for Low Power Design -- An Experience with CPF ; Power Forward."},{"key":"e_1_3_2_1_2_1","unstructured":"Bailey S. Chidolue G. and Crone A.; Low Power Design and Verification Techniques; White Paper Mentor Graphics 2007; http:\/\/www.mentor.com\/products\/fv\/techpubs\/low-power-design-and-verification-techniques-36195.  Bailey S. Chidolue G. and Crone A.; Low Power Design and Verification Techniques ; White Paper Mentor Graphics 2007; http:\/\/www.mentor.com\/products\/fv\/techpubs\/low-power-design-and-verification-techniques-36195."},{"key":"e_1_3_2_1_3_1","first-page":"11","volume-title":"Retain: How do I Verify the State Elements of my Low Power Design?","author":"Bailey S.","year":"2008","unstructured":"Bailey S. , Srivastava A. , Gorrie M. and Mukherjee R .; To Retain or Not to Retain: How do I Verify the State Elements of my Low Power Design? ; In the Proceedings of DVCon , pp. 11 -- 17 , 2008 . Bailey S., Srivastava A., Gorrie M. and Mukherjee R.; To Retain or Not to Retain: How do I Verify the State Elements of my Low Power Design?; In the Proceedings of DVCon, pp. 11--17, 2008."},{"key":"e_1_3_2_1_4_1","unstructured":"Bembaron F. Kakkar S. Mukherjee R. and Srivastava A.; Low Power Verification Methodology using UPF; In the Proceedings of DVCon pp. 228--233 2009.  Bembaron F. Kakkar S. Mukherjee R. and Srivastava A.; Low Power Verification Methodology using UPF ; In the Proceedings of DVCon pp. 228--233 2009."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.475.0653"},{"key":"e_1_3_2_1_6_1","unstructured":"Chidolue G. and Ramanandin B.; Upping Verification Productivity of Low Power Designs; In the Proceedings of DVCon pp. 3--10 2008.  Chidolue G. and Ramanandin B.; Upping Verification Productivity of Low Power Designs ; In the Proceedings of DVCon pp. 3--10 2008."},{"key":"e_1_3_2_1_7_1","first-page":"288","author":"Crone A.","year":"2007","unstructured":"Crone A. and Chidolue G. ; Functional Verification of Low Power Designs at RTL; In the Workshop for Power And Timing Modeling , Opt. and Sim. (PATMOS), LNCS-4644 , pp. 288 -- 299 , 2007 . Crone A. and Chidolue G.; Functional Verification of Low Power Designs at RTL; In the Workshop for Power And Timing Modeling, Opt. and Sim. (PATMOS), LNCS-4644, pp. 288--299, 2007.","journal-title":"Opt. and Sim. (PATMOS), LNCS-4644"},{"key":"e_1_3_2_1_8_1","volume-title":"Verilog Hardware Description Language","author":"Std","year":"2065","unstructured":"IEEE 1364-2001 Std . Verilog Hardware Description Language ; http:\/\/ieeexplore.ieee.org\/xpl\/standardstoc.jsp?isnumber= 2065 6. IEEE 1364-2001 Std. Verilog Hardware Description Language; http:\/\/ieeexplore.ieee.org\/xpl\/standardstoc.jsp?isnumber=20656."},{"key":"e_1_3_2_1_9_1","unstructured":"Jadcherla S. Bergeron J. Inoue Y. Flynn D.; Verification Methodology Manual for Low Power (VMM-LP); February 2009.  Jadcherla S. Bergeron J. Inoue Y. Flynn D.; Verification Methodology Manual for Low Power (VMM-LP) ; February 2009."},{"key":"e_1_3_2_1_10_1","volume-title":"Springer","author":"Keating M.","year":"2008","unstructured":"Keating M. , Flynn D. , Aitken R. , Gibbons A. and Shi K .; Low Power Methodology Manual (LPMM) -- For System-on-Chip Design; 2nd Edition , Springer , 2008 . Keating M., Flynn D., Aitken R., Gibbons A. and Shi K.; Low Power Methodology Manual (LPMM) -- For System-on-Chip Design; 2nd Edition, Springer, 2008."},{"key":"e_1_3_2_1_11_1","first-page":"53","volume-title":"the Proceedings of DVCon","author":"Khan N.","year":"2008","unstructured":"Khan N. and Winkeler W; Power Assertions and Coverage for Improving Quality of Low Power Verification and Closure of Power Intent; In the Proceedings of DVCon , pp. 53 -- 58 , 2008 . Khan N. and Winkeler W; Power Assertions and Coverage for Improving Quality of Low Power Verification and Closure of Power Intent; In the Proceedings of DVCon, pp. 53--58, 2008."},{"key":"e_1_3_2_1_12_1","unstructured":"Magellan from Synopsys; http:\/\/www.synopsys.com\/products\/magellan\/magellan.html. Magellan from Synopsys; http:\/\/www.synopsys.com\/products\/magellan\/magellan.html."},{"key":"e_1_3_2_1_13_1","unstructured":"Mukherjee R. Srivastava A. and Bailey S.; Static and Formal Verification of Power Aware Designs at the RTL using UPF; In the Proceedings of DVCon pp. 47--42 2008.  Mukherjee R. Srivastava A. and Bailey S.; Static and Formal Verification of Power Aware Designs at the RTL using UPF ; In the Proceedings of DVCon pp. 47--42 2008."},{"key":"e_1_3_2_1_14_1","unstructured":"Snyder K. Deaton C. and Smith D.; Formal Verification Checks IC Power Reduction Features; September 3 2008; http:\/\/www.scdsource.com\/article.php?id=309.  Snyder K. Deaton C. and Smith D.; Formal Verification Checks IC Power Reduction Features ; September 3 2008; http:\/\/www.scdsource.com\/article.php?id=309."},{"key":"e_1_3_2_1_15_1","unstructured":"Spyglass-Power from Atrenta; www.atrenta.com\/solutions\/spyglass-family\/spyglass_power.htm. Spyglass-Power from Atrenta ; www.atrenta.com\/solutions\/spyglass-family\/spyglass_power.htm."},{"key":"e_1_3_2_1_16_1","unstructured":"System Verilog from Accellera; http:\/\/www.systemverilog.org\/. System Verilog from Accellera ; http:\/\/www.systemverilog.org\/."},{"key":"e_1_3_2_1_17_1","unstructured":"Turandot from IBM; http:\/\/www.research.ibm.com\/MET\/Toolset\/Turandot\/turandot.html. Turandot from IBM ; http:\/\/www.research.ibm.com\/MET\/Toolset\/Turandot\/turandot.html."},{"key":"e_1_3_2_1_18_1","unstructured":"Unified Power Format (UPF 2.0) Standard {Draft Version}; IEEE Draft Standard for Design and Verification of Low Power Integrated Circuits IEEE P1801\/D18; 23rd October 2008. Unified Power Format (UPF 2.0) Standard {Draft Version} ; IEEE Draft Standard for Design and Verification of Low Power Integrated Circuits IEEE P1801\/D18; 23rd October 2008."}],"event":{"name":"DAC '10: The 47th Annual Design Automation Conference 2010","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA"],"location":"Anaheim California","acronym":"DAC '10"},"container-title":["Proceedings of the 47th Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1837274.1837469","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1837274.1837469","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:36Z","timestamp":1750246776000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1837274.1837469"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6,13]]},"references-count":18,"alternative-id":["10.1145\/1837274.1837469","10.1145\/1837274"],"URL":"https:\/\/doi.org\/10.1145\/1837274.1837469","relation":{},"subject":[],"published":{"date-parts":[[2010,6,13]]},"assertion":[{"value":"2010-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}