{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:00:30Z","timestamp":1761580830874,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":11,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,13]],"date-time":"2010-06-13T00:00:00Z","timestamp":1276387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,13]]},"DOI":"10.1145\/1837274.1837472","type":"proceedings-article","created":{"date-parts":[[2010,10,28]],"date-time":"2010-10-28T14:47:40Z","timestamp":1288277260000},"page":"781-786","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Transistor sizing of custom high-performance digital circuits with parametric yield considerations"],"prefix":"10.1145","author":[{"given":"Daniel K.","family":"Beece","sequence":"first","affiliation":[{"name":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinjun","family":"Xiong","sequence":"additional","affiliation":[{"name":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chandu","family":"Visweswariah","sequence":"additional","affiliation":[{"name":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vladimir","family":"Zolotov","sequence":"additional","affiliation":[{"name":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yifang","family":"Liu","sequence":"additional","affiliation":[{"name":"Texas A &amp; M University, College Station, TX"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"326","volume-title":"IEEE International Conference on Computer-Aided Design","author":"Fishburn J. P.","year":"1985","unstructured":"J. P. Fishburn and A. E. Dunlop . TILOS: A posynomial programming approach to transistor sizing . IEEE International Conference on Computer-Aided Design , pages 326 -- 328 , November 1985 . J. P. Fishburn and A. E. Dunlop. TILOS: A posynomial programming approach to transistor sizing. IEEE International Conference on Computer-Aided Design, pages 326--328, November 1985."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","DOI":"10.1109\/43.248073","article-title":"An exact solution to the transistor sizing problem for CMOS circuits using convex optimization","author":"Sapatnekar S. S.","year":"1993","unstructured":"S. S. Sapatnekar , V. B. Rao , P. M. Vaidya , and S. M. Kang . An exact solution to the transistor sizing problem for CMOS circuits using convex optimization . IEEE Transactions on Computer-Aided Design of ICs and Systems, CAD-12(11):1621--1634 , November 1993 . S. S. Sapatnekar, V. B. Rao, P. M. Vaidya, and S. M. Kang. An exact solution to the transistor sizing problem for CMOS circuits using convex optimization. IEEE Transactions on Computer-Aided Design of ICs and Systems, CAD-12(11):1621--1634, November 1993.","journal-title":"IEEE Transactions on Computer-Aided Design of ICs and Systems, CAD-12(11):1621--1634"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.889385"},{"key":"e_1_3_2_1_4_1","volume-title":"Proc. TAU (ACM\/IEEE workshop on timing issues in the specification and synthesis of digital systems)","author":"Rao V. B.","year":"1999","unstructured":"V. B. Rao , J. P. Soreff , T. B. Brodnax , and R. E. Mains . EinsTLT: transistor-level timing with EinsTimer . Proc. TAU (ACM\/IEEE workshop on timing issues in the specification and synthesis of digital systems) , December 1999 . Austin, TX. V. B. Rao, J. P. Soreff, T. B. Brodnax, and R. E. Mains. EinsTLT: transistor-level timing with EinsTimer. Proc. TAU (ACM\/IEEE workshop on timing issues in the specification and synthesis of digital systems), December 1999. Austin, TX."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/309847.309979"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185188"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996663"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/996070.1009954"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403652"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.87597"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.68404"}],"event":{"name":"DAC '10: The 47th Annual Design Automation Conference 2010","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA"],"location":"Anaheim California","acronym":"DAC '10"},"container-title":["Proceedings of the 47th Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1837274.1837472","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1837274.1837472","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:23:09Z","timestamp":1750245789000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1837274.1837472"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6,13]]},"references-count":11,"alternative-id":["10.1145\/1837274.1837472","10.1145\/1837274"],"URL":"https:\/\/doi.org\/10.1145\/1837274.1837472","relation":{},"subject":[],"published":{"date-parts":[[2010,6,13]]},"assertion":[{"value":"2010-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}