{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,15]],"date-time":"2026-06-15T04:40:59Z","timestamp":1781498459833,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,13]],"date-time":"2010-06-13T00:00:00Z","timestamp":1276387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["4.29E+19"],"award-info":[{"award-number":["4.29E+19"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,13]]},"DOI":"10.1145\/1837274.1837493","type":"proceedings-article","created":{"date-parts":[[2010,10,28]],"date-time":"2010-10-28T14:47:40Z","timestamp":1288277260000},"page":"871-876","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":29,"title":["Hardware that produces bounded rather than exact results"],"prefix":"10.1145","author":[{"given":"Melvin","family":"Breuer","sequence":"first","affiliation":[{"name":"University of Southern California, Los Angeles, CA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2010,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1098\/rsif.2008.0521.focus"},{"key":"e_1_3_2_1_2_1","volume-title":"Test Conf. (Nov.","author":"Breuer M. A.","year":"2009","unstructured":"Breuer , M. A. , Hsieh , T-Y , Annavaram , M. , Gupta , S. K. , and Lee , K-J . 2009 . Tolerance of performance degrading faults for effective yield improvement. Int'l . Test Conf. (Nov. 2009). Breuer, M. A., Hsieh, T-Y, Annavaram, M., Gupta, S. K., and Lee, K-J. 2009. Tolerance of performance degrading faults for effective yield improvement. Int'l. Test Conf. (Nov. 2009)."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/1131481.1131790"},{"key":"e_1_3_2_1_4_1","volume-title":"Proc. Int'l. Conf. on Solid State","author":"Cheemalavagu S.","year":"2004","unstructured":"Cheemalavagu , S. , Korkmaz , P. , and Palem , K. V . 2004. Ultra low-energy computing via probabilistic algorithms and devices: CMOS device primitives and the energy-probability relationship . Proc. Int'l. Conf. on Solid State , ( 2004 ). Cheemalavagu, S., Korkmaz, P., and Palem, K. V. 2004. Ultra low-energy computing via probabilistic algorithms and devices: CMOS device primitives and the energy-probability relationship. Proc. Int'l. Conf. on Solid State, (2004)."},{"key":"e_1_3_2_1_5_1","volume-title":"Conf. on Image Processing. (Oct.","author":"Cheong H.-Y.","year":"2006","unstructured":"Cheong , H.-Y. , Chong , I. and Ortega , A ., 2006. Computation error tolerance in motion estimation algorithms. IEEE Int'l . Conf. on Image Processing. (Oct. 2006 ). Cheong, H.-Y., Chong, I. and Ortega, A., 2006. Computation error tolerance in motion estimation algorithms. IEEE Int'l. Conf. on Image Processing. (Oct. 2006)."},{"key":"e_1_3_2_1_6_1","volume-title":"Proc. Visual Communications and Image Processing.","author":"Cheong H.-Y.","year":"2007","unstructured":"Cheong , H.-Y. and Ortega , A . 2007. Motion estimation performance models with application to hardware error tolerance . Proc. Visual Communications and Image Processing. ( 2007 ). Cheong, H.-Y. and Ortega, A. 2007. Motion estimation performance models with application to hardware error tolerance. Proc. Visual Communications and Image Processing. (2007)."},{"key":"e_1_3_2_1_7_1","volume-title":"41st Asilomar Conf. on Signals, Systems and Computers, (Nov.","author":"Cheong H.-Y.","year":"2007","unstructured":"Cheong , H.-Y. and Ortega , A . 2007. Distance quantization method for fast nearest neighbor search computations with applications to motion estimation . 41st Asilomar Conf. on Signals, Systems and Computers, (Nov. 2007 ). Cheong, H.-Y. and Ortega, A. 2007. Distance quantization method for fast nearest neighbor search computations with applications to motion estimation. 41st Asilomar Conf. on Signals, Systems and Computers, (Nov. 2007)."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.38"},{"key":"e_1_3_2_1_9_1","volume-title":"Workshop on Video Processing and Quality Metrics for Consumer Electronics (VPQM), (January","author":"Chong I. S.","year":"2006","unstructured":"Chong , I. S. , Cheong , H.-Y. and Ortega . A. 2006 . New quality metrics for multimedia compression using faulty hardware. Second Int'l . Workshop on Video Processing and Quality Metrics for Consumer Electronics (VPQM), (January 2006). Chong, I. S., Cheong, H.-Y. and Ortega. A. 2006. New quality metrics for multimedia compression using faulty hardware. Second Int'l. Workshop on Video Processing and Quality Metrics for Consumer Electronics (VPQM), (January 2006)."},{"key":"e_1_3_2_1_10_1","volume-title":"Conf. on Acoustics, Speech, and Signal Processing. (April","author":"Chong I. S.","year":"2007","unstructured":"Chong , I. S. and Ortega , A . 2007. Dynamic voltage scaling algorithms for power constrained motion estimation. Int'l . Conf. on Acoustics, Speech, and Signal Processing. (April 2007 ). Chong, I. S. and Ortega, A. 2007. Dynamic voltage scaling algorithms for power constrained motion estimation. Int'l. Conf. on Acoustics, Speech, and Signal Processing. (April 2007)."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"Chong I. S. and Ortega A. 2007. Power efficient motion estimation using multiple imprecise metric computations. Int'l Conf. on Multimedia &amp; Expo. (July 2007).  Chong I. S. and Ortega A. 2007. Power efficient motion estimation using multiple imprecise metric computations. Int'l Conf. on Multimedia &amp; Expo. (July 2007).","DOI":"10.1109\/ICME.2007.4285083"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/544199"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.19"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1565799.1565806"},{"key":"e_1_3_2_1_15_1","volume-title":"What is evolutionary computation? IEEE Spectrum. (Feb","author":"Fogel D. B.","year":"2000","unstructured":"Fogel , D. B. 2000. What is evolutionary computation? IEEE Spectrum. (Feb . 2000 ), 26--32. Fogel, D. B. 2000. What is evolutionary computation? IEEE Spectrum. (Feb. 2000), 26--32."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.18"},{"key":"e_1_3_2_1_17_1","volume-title":"Proc. Design Automation and Test in Europe. (April","author":"Hsieh T-Y","year":"2007","unstructured":"Hsieh , T-Y , Lee , K-J and Breuer , M. A . 2007. Reduction of detected acceptable faults for yield improvement via error-tolerance . Proc. Design Automation and Test in Europe. (April 2007 ). Hsieh, T-Y, Lee, K-J and Breuer, M. A. 2007. Reduction of detected acceptable faults for yield improvement via error-tolerance. Proc. Design Automation and Test in Europe. (April 2007)."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2005.108"},{"key":"e_1_3_2_1_19_1","volume-title":"Test Conf.","author":"Lee K-J","year":"2005","unstructured":"Lee , K-J , Hsieh , T-Y and Breuer , M. A . 2005. A novel testing methodology based on error-rate to support error-tolerance. Int'l . Test Conf. ( 2005 ). Lee, K-J, Hsieh, T-Y and Breuer, M. A. 2005. A novel testing methodology based on error-rate to support error-tolerance. Int'l. Test Conf. (2005)."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"Melzer J. and Chugg K. M. 2006. Irregular designs for two-state systematic with serially concatenated parity codes. MILCOM. (2006).   Melzer J. and Chugg K. M. 2006. Irregular designs for two-state systematic with serially concatenated parity codes. MILCOM. (2006).","DOI":"10.1109\/MILCOM.2006.302447"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.1017"},{"key":"e_1_3_2_1_22_1","unstructured":"Patridge D. A science of approximate computation. http:\/\/www.nesc.ac.uk\/esi\/events\/Grand_Challenges\/paneld\/d17.pdf.  Patridge D. A science of approximate computation. http:\/\/www.nesc.ac.uk\/esi\/events\/Grand_Challenges\/paneld\/d17.pdf."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"crossref","unstructured":"Sadiku M. and Mazzara M. 1993. Computing with neural networks. IEEE Potentials. (October 1993) 14--16.  Sadiku M. and Mazzara M. 1993. Computing with neural networks. IEEE Potentials. (October 1993) 14--16.","DOI":"10.1109\/45.282289"},{"key":"e_1_3_2_1_24_1","volume-title":"Test Conf.","author":"Shahidi S.","year":"2006","unstructured":"Shahidi , S. and Gupta , S . 2006. Estimating error rate during self-test via one's counting. Int'l . Test Conf. ( 2006 ). Shahidi, S. and Gupta, S. 2006. Estimating error rate during self-test via one's counting. Int'l. Test Conf. (2006)."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"Shahidi S. and Gupta S. 2006. A theory of error-rate testing. Int'l Conf. on Computer Design. (2006).  Shahidi S. and Gupta S. 2006. A theory of error-rate testing. Int'l Conf. on Computer Design. (2006).","DOI":"10.1109\/ICCD.2006.4380853"},{"key":"e_1_3_2_1_26_1","volume-title":"Test Conf.","author":"Shahidi S.","year":"2007","unstructured":"Shahidi , S. and Gupta , S . 2007. ERTG: A test generator for error-rate testing. Int'l . Test Conf. ( 2007 ), 727--736. Shahidi, S. and Gupta, S. 2007. ERTG: A test generator for error-rate testing. Int'l. Test Conf. (2007), 727--736."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403662"},{"key":"e_1_3_2_1_28_1","volume-title":"Workshop on Design for Manufacturability and Yield.","author":"Shin D.","year":"2007","unstructured":"Shin , D. and Gupta , S . 2007. A technique for redesigning datapath units for improving manufacturing yield by exploiting given error tolerance . Workshop on Design for Manufacturability and Yield. ( 2007 ). Shin, D. and Gupta, S. 2007. A technique for redesigning datapath units for improving manufacturing yield by exploiting given error tolerance. Workshop on Design for Manufacturability and Yield. (2007)."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1098\/rsif.2009.0014.focus"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1223635"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1165573.1165599"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-006-7278-y"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.30"}],"event":{"name":"DAC '10: The 47th Annual Design Automation Conference 2010","location":"Anaheim California","acronym":"DAC '10","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA"]},"container-title":["Proceedings of the 47th Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1837274.1837493","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1837274.1837493","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:23:10Z","timestamp":1750245790000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1837274.1837493"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6,13]]},"references-count":33,"alternative-id":["10.1145\/1837274.1837493","10.1145\/1837274"],"URL":"https:\/\/doi.org\/10.1145\/1837274.1837493","relation":{},"subject":[],"published":{"date-parts":[[2010,6,13]]},"assertion":[{"value":"2010-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}