{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:31:04Z","timestamp":1750307464126,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,12,16]],"date-time":"2009-12-16T00:00:00Z","timestamp":1260921600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,12,16]]},"DOI":"10.1145\/1838002.1838031","type":"proceedings-article","created":{"date-parts":[[2010,8,2]],"date-time":"2010-08-02T13:15:36Z","timestamp":1280754936000},"page":"1-5","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Efficient resource utilization of FPGAs"],"prefix":"10.1145","author":[{"given":"Kashif","family":"Latif","sequence":"first","affiliation":[{"name":"National University of Science & Technology, Karachi, Pakistan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arshad","family":"Aziz","sequence":"additional","affiliation":[{"name":"National University of Science & Technology, Karachi, Pakistan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Athar","family":"Mahboob","sequence":"additional","affiliation":[{"name":"National University of Science & Technology, Karachi, Pakistan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,12,16]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Instant Market Research","author":"Programmable Gate The Field","year":"2006","unstructured":"The Field Programmable Gate Array (FPGA) : Expanding Its Boundries . Instant Market Research , April 2006 . The Field Programmable Gate Array (FPGA): Expanding Its Boundries. Instant Market Research, April 2006."},{"key":"e_1_3_2_1_2_1","volume-title":"BDTI Benchmarking","author":"BDTI.","year":"2006","unstructured":"BDTI. FPGAs for DSP. BDTI Focus Report , BDTI Benchmarking , 2006 . BDTI. FPGAs for DSP. BDTI Focus Report, BDTI Benchmarking, 2006."},{"key":"e_1_3_2_1_3_1","volume-title":"Advanced Digital Design with the Verilog HDL. PEARSON","author":"Ciletti M. D.","year":"2007","unstructured":"M. D. Ciletti . Advanced Digital Design with the Verilog HDL. PEARSON , Prentice Hall , 2007 . M. D. Ciletti. Advanced Digital Design with the Verilog HDL. PEARSON, Prentice Hall, 2007."},{"key":"e_1_3_2_1_4_1","unstructured":"N. Instruments. FPGAs - Under the Hood. http:\/\/zone.ni.com\/devzone\/cda\/tut\/p\/id\/6983 April 2008.  N. Instruments. FPGAs - Under the Hood. http:\/\/zone.ni.com\/devzone\/cda\/tut\/p\/id\/6983 April 2008."},{"key":"e_1_3_2_1_5_1","unstructured":"N. Instruments. Introduction to FPGA Technology: Top Five Benefits. http:\/\/zone.ni.com\/devzone\/cda\/tut\/p\/id\/6984. June 2008.  N. Instruments. Introduction to FPGA Technology: Top Five Benefits. http:\/\/zone.ni.com\/devzone\/cda\/tut\/p\/id\/6984. June 2008."},{"key":"e_1_3_2_1_6_1","volume-title":"Xilinx White Paper: Virtex and Virtex-II Series FPGAs","author":"Krueger R.","year":"2004","unstructured":"R. Krueger and B. Przybus . Virtex Variable-Input LUT Architecture . Xilinx White Paper: Virtex and Virtex-II Series FPGAs , January 2004 . R. Krueger and B. Przybus. Virtex Variable-Input LUT Architecture. Xilinx White Paper: Virtex and Virtex-II Series FPGAs, January 2004."},{"key":"e_1_3_2_1_7_1","volume-title":"EE Times","author":"Thompson M.","year":"2004","unstructured":"M. Thompson . FPGAs Accelerate Time to Market for Industrial Designs . EE Times , July 2004 . M. Thompson. FPGAs Accelerate Time to Market for Industrial Designs. EE Times, July 2004."},{"key":"e_1_3_2_1_8_1","unstructured":"Xilinx. Spartan-3 FPGA Family: Complete Datasheet. http:\/\/www.xilinx.com\/ April 2008.  Xilinx. Spartan-3 FPGA Family: Complete Datasheet. http:\/\/www.xilinx.com\/ April 2008."},{"key":"e_1_3_2_1_9_1","unstructured":"Xilinx. Virtex-II Platefrom FPGAs: Complete Datasheet. http:\/\/www.xilinx.com\/ November 2007.  Xilinx. Virtex-II Platefrom FPGAs: Complete Datasheet. http:\/\/www.xilinx.com\/ November 2007."},{"key":"e_1_3_2_1_10_1","unstructured":"Xilinx. Virtex-II Platefrom FPGAs: User Guide. http:\/\/www.xilinx.com\/ November 2007.  Xilinx. Virtex-II Platefrom FPGAs: User Guide. http:\/\/www.xilinx.com\/ November 2007."}],"event":{"name":"FIT '09: 7th International Conference on Frontiers of Information Technology","sponsor":["COMSATS Institute of Information Technology","SIGAI ACM Special Interest Group on Artificial Intelligence"],"location":"Abbottabad Pakistan","acronym":"FIT '09"},"container-title":["Proceedings of the 7th International Conference on Frontiers of Information Technology"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1838002.1838031","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1838002.1838031","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:08:28Z","timestamp":1750248508000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1838002.1838031"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12,16]]},"references-count":10,"alternative-id":["10.1145\/1838002.1838031","10.1145\/1838002"],"URL":"https:\/\/doi.org\/10.1145\/1838002.1838031","relation":{},"subject":[],"published":{"date-parts":[[2009,12,16]]},"assertion":[{"value":"2009-12-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}