{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T12:48:06Z","timestamp":1751374086589,"version":"3.41.0"},"reference-count":50,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2010,9,1]],"date-time":"2010-09-01T00:00:00Z","timestamp":1283299200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2010,9]]},"abstract":"<jats:p>We propose and apply a new simulation paradigm for microarchitectural design evaluation and optimization. This paradigm enables more comprehensive design studies by combining spatial sampling and statistical inference. Specifically, this paradigm (i) defines a large, comprehensive design space, (ii) samples points from the space for simulation, and (iii) constructs regression models based on sparse simulations. This approach greatly improves the computational efficiency of microarchitectural simulation and enables new capabilities in design space exploration.<\/jats:p>\n          <jats:p>\n            We illustrate new capabilities in three case studies for a large design space of approximately 260,000 points: (i) Pareto frontier, (ii) pipeline depth, and (iii) multiprocessor heterogeneity analyses. In particular, regression models are exhaustively evaluated to identify Pareto optimal designs that maximize performance for given power budgets. These models enable pipeline depth studies in which all parameters vary simultaneously with depth, thereby more effectively revealing interactions with nondepth parameters. Heterogeneity analysis combines regression-based optimization with clustering heuristics to identify efficient design compromises between similar optimal architectures. These compromises are potential core designs in a heterogeneous multicore architecture. Increasing heterogeneity can improve\n            <jats:italic>bips<\/jats:italic>\n            <jats:sup>3<\/jats:sup>\n            \/\n            <jats:italic>w<\/jats:italic>\n            efficiency by as much as 2.4\u00d7, a theoretical upper bound on heterogeneity benefits that neglects contention between shared resources as well as design complexity. Collectively these studies demonstrate regression models' ability to expose trends and identify optima in diverse design regions, motivating the application of such models in statistical inference for more effective use of modern simulator infrastructure.\n          <\/jats:p>","DOI":"10.1145\/1839667.1839670","type":"journal-article","created":{"date-parts":[[2010,10,5]],"date-time":"2010-10-05T14:38:15Z","timestamp":1286289495000},"page":"1-37","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["Applied inference"],"prefix":"10.1145","volume":"7","author":[{"given":"Benjamin C.","family":"Lee","sequence":"first","affiliation":[{"name":"Duke University"}]},{"given":"David","family":"Brooks","sequence":"additional","affiliation":[{"name":"Harvard University"}]}],"member":"320","published-online":{"date-parts":[[2010,10,5]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250883"},{"volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe. ACM New York.","author":"Azizi O.","key":"e_1_2_1_2_1","unstructured":"}} Azizi , O. , Stevenson , J. , Patel , S. , and Horowitz , M . 2010. An integrated framework for joint design space exploration of microarchitecture and circuits . In Proceedings of the Conference on Design, Automation and Test in Europe. ACM New York. }}Azizi, O., Stevenson, J., Patel, S., and Horowitz, M. 2010. An integrated framework for joint design space exploration of microarchitecture and circuits. In Proceedings of the Conference on Design, Automation and Test in Europe. ACM New York."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.888701"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.475.0653"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1167473.1167492"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/314403.314414"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.26"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1016\/0743-7315(90)90064-V"},{"key":"e_1_2_1_9_1","volume-title":"K. D","author":"Eeckhout L.","year":"2003","unstructured":"}} Eeckhout , L. and H. Vandierendonck , K. D . 2003 . Quantifying the impact of input data sets on program behavior and its applications. J. Instruction-Level Parall . 5. }}Eeckhout, L. and H. Vandierendonck, K. D. 2003. Quantifying the impact of input data sets on program behavior and its applications. J. Instruction-Level Parall. 5."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1240210"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/1131481.1131578"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1534909.1534910"},{"key":"e_1_2_1_13_1","doi-asserted-by":"crossref","unstructured":"}}Green P. and Silverman B. 1994. Nonparametric Regression and Generalized Linear Models: A Roughness Penalty Approach. Chapman and Hall\/CRC Boca Raton FL.  }}Green P. and Silverman B. 1994. Nonparametric Regression and Generalized Linear Models: A Roughness Penalty Approach. Chapman and Hall\/CRC Boca Raton FL.","DOI":"10.1007\/978-1-4899-4473-3"},{"volume-title":"Regression modeling strategies","author":"Harrell F.","key":"e_1_2_1_14_1","unstructured":"}} Harrell , F. 2001. Regression modeling strategies . Springer-Verlag , New York, NY . }}Harrell, F. 2001. Regression modeling strategies. Springer-Verlag, New York, NY."},{"volume-title":"Proceedings of the 29th Annual International Symposium on Computer Architecture. IEEE","author":"Hartstein A.","key":"e_1_2_1_15_1","unstructured":"}} Hartstein , A. and Puzak , T . 2002. The optimum pipeline depth for a microprocessor . In Proceedings of the 29th Annual International Symposium on Computer Architecture. IEEE , Los Alamitos, CA, 7--13. }}Hartstein, A. and Puzak, T. 2002. The optimum pipeline depth for a microprocessor. In Proceedings of the 29th Annual International Symposium on Computer Architecture. IEEE, Los Alamitos, CA, 7--13."},{"key":"e_1_2_1_16_1","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy J.","year":"2003","unstructured":"}} Hennessy , J. and Patterson , D . 2003 . Computer Architecture: A Quantitative Approach . Morgan Kaufmann Publishers, San Francisco , CA. }}Hennessy, J. and Patterson, D. 2003. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, San Francisco, CA."},{"volume-title":"Proceedings of the 29th Annual Symposium on Computer Architecture. IEEE","author":"Hrishikesh M.","key":"e_1_2_1_17_1","unstructured":"}} Hrishikesh , M. , Farkas , K. , Jouppi , N. , Burger , D. , Keckler , S. , and Sivakumar , P . 2002. The optimal logic depth per pipeline stage is 6 to 8 for inverter delays . In Proceedings of the 29th Annual Symposium on Computer Architecture. IEEE , Los Alamitos, CA, 14--24. }}Hrishikesh, M., Farkas, K., Jouppi, N., Burger, D., Keckler, S., and Sivakumar, P. 2002. The optimal logic depth per pipeline stage is 6 to 8 for inverter delays. In Proceedings of the 29th Annual Symposium on Computer Architecture. IEEE, Los Alamitos, CA, 14--24."},{"key":"e_1_2_1_18_1","first-page":"249438","article-title":"Desktop performance and optimization for Intel Pentium 4 processor","author":"}}Intel Corporation","year":"2001","unstructured":"}}Intel Corporation . 2001 . Desktop performance and optimization for Intel Pentium 4 processor . Intel Corporation White Paper 249438 - 249401 . }}Intel Corporation. 2001. Desktop performance and optimization for Intel Pentium 4 processor. Intel Corporation White Paper 249438-01.","journal-title":"Intel Corporation White Paper"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168882"},{"volume-title":"Proceedings of the 2nd Symposium on High-Performance Computer Architecture. IEEE","author":"Iyengar V.","key":"e_1_2_1_20_1","unstructured":"}} Iyengar , V. , Trevillyan , L. , and Bose , P . 1996. Representative traces for processor models with infinite cache . In Proceedings of the 2nd Symposium on High-Performance Computer Architecture. IEEE , Los Alamitos, CA, 62--72. }}Iyengar, V., Trevillyan, L., and Bose, P. 1996. Representative traces for processor models with infinite cache. In Proceedings of the 2nd Symposium on High-Performance Computer Architecture. IEEE, Los Alamitos, CA, 62--72."},{"volume-title":"Proceedings of the 12th Symposium on High-Performance Computer Architecture. IEEE","author":"Joseph P.","key":"e_1_2_1_21_1","unstructured":"}} Joseph , P. , Vaswani , K. , and Thazhuthaveetil , M. J . 2006a. Construction and use of linear regression models for processor performance analysis . In Proceedings of the 12th Symposium on High-Performance Computer Architecture. IEEE , Los Alamitos, CA, 99--108. }}Joseph, P., Vaswani, K., and Thazhuthaveetil, M. J. 2006a. Construction and use of linear regression models for processor performance analysis. In Proceedings of the 12th Symposium on High-Performance Computer Architecture. IEEE, Los Alamitos, CA, 99--108."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.6"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250712"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1071604.1071607"},{"volume-title":"Proceedings of the 31st Annual International Symposium on Computer Architecture. IEEE","author":"Kumar R.","key":"e_1_2_1_26_1","unstructured":"}} Kumar , R. , Tullsen , D. , Ranganathan , P. , Jouppi , N. , and Farkas , K . 2004. Single-ISA heterogeneous multicore architectures for multithreaded workload performance . In Proceedings of the 31st Annual International Symposium on Computer Architecture. IEEE , Los Alamitos, CA, 64--75. }}Kumar, R., Tullsen, D., Ranganathan, P., Jouppi, N., and Farkas, K. 2004. Single-ISA heterogeneous multicore architectures for multithreaded workload performance. In Proceedings of the 31st Annual International Symposium on Computer Architecture. IEEE, Los Alamitos, CA, 64--75."},{"volume-title":"Proceedings of the 13th Annual International Symposium on Computer Architecture. IEEE","author":"Kunkel S.","key":"e_1_2_1_27_1","unstructured":"}} Kunkel , S. and Smith , J . 1986. Optimal pipelining in supercomputers . In Proceedings of the 13th Annual International Symposium on Computer Architecture. IEEE , Los Alamitos, CA, 404--411. }}Kunkel, S. and Smith, J. 1986. Optimal pipelining in supercomputers. In Proceedings of the 13th Annual International Symposium on Computer Architecture. IEEE, Los Alamitos, CA, 404--411."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168881"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346288"},{"volume-title":"Proceedings of the 14th Symposium on High-Performance Computer Architecture. IEEE","author":"Lee B.","key":"e_1_2_1_30_1","unstructured":"}} Lee , B. and Brooks , D . 2008b. Roughness of microarchitectural design topologies and its implications for optimization . In Proceedings of the 14th Symposium on High-Performance Computer Architecture. IEEE , Los Alamitos, CA, 240--251. }}Lee, B. and Brooks, D. 2008b. Roughness of microarchitectural design topologies and its implications for optimization. In Proceedings of the 14th Symposium on High-Performance Computer Architecture. IEEE, Los Alamitos, CA, 240--251."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1229428.1229479"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771797"},{"volume-title":"Proceedings of the 27th International Conference on Computer Design. IEEE","author":"Liang X.","key":"e_1_2_1_33_1","unstructured":"}} Liang , X. , Lee , B. , Wei , G.-Y. , and Brooks , D . 2009. Design and test strategies for microarchitectural post-fabrication tuning . In Proceedings of the 27th International Conference on Computer Design. IEEE , Los Alamitos, CA, 84--90. }}Liang, X., Lee, B., Wei, G.-Y., and Brooks, D. 2009. Design and test strategies for microarchitectural post-fabrication tuning. In Proceedings of the 27th International Conference on Computer Design. IEEE, Los Alamitos, CA, 84--90."},{"volume-title":"Proceedings of the 27th International Conference on Computer Design. IEEE","author":"Lovin K.","key":"e_1_2_1_34_1","unstructured":"}} Lovin , K. , Lee , B. , Liang , X. , Brooks , D. , and Wei , G . -Y. 2009. Empirical performance models for 3T1D memories . In Proceedings of the 27th International Conference on Computer Design. IEEE , Los Alamitos, CA, 398--403. }}Lovin, K., Lee, B., Liang, X., Brooks, D., and Wei, G.-Y. 2009. Empirical performance models for 3T1D memories. In Proceedings of the 27th International Conference on Computer Design. IEEE, Los Alamitos, CA, 398--403."},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831796"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.768496"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192730"},{"volume-title":"Proceedings of the International Conference on Parallel Architectures and Compilation Techniques. IEEE","author":"Nussbaum S.","key":"e_1_2_1_38_1","unstructured":"}} Nussbaum , S. and Smith , J . 2001. Modeling superscalar processors via statistical simulation . In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques. IEEE , Los Alamitos, CA, 15--24. }}Nussbaum, S. and Smith, J. 2001. Modeling superscalar processors via statistical simulation. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques. IEEE, Los Alamitos, CA, 15--24."},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339656"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430555"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.5555\/1148882.1148884"},{"volume-title":"Proceedings of the Statistical Computer Section. ASA","author":"Stone C.","key":"e_1_2_1_43_1","unstructured":"}} Stone , C. and Koo , C . 1986. Additive splines in statistics . In Proceedings of the Statistical Computer Section. ASA , Washington, DC, 45--48. }}Stone, C. and Koo, C. 1986. Additive splines in statistics. In Proceedings of the Statistical Computer Section. ASA, Washington, DC, 45--48."},{"key":"e_1_2_1_44_1","unstructured":"}}Tarjan D. Thoziyor S. and Jouppi N. 2006. CACTI 4.0. Tech. rep. HPL-2006-86.  }}Tarjan D. Thoziyor S. and Jouppi N. 2006. CACTI 4.0. Tech. rep. HPL-2006-86."},{"key":"e_1_2_1_45_1","unstructured":"}}Triantafyllis S. Vacharajani M. and August D. 2005. Compiler optimization space exploration. J. Instruction-Level Parall. 7.  }}Triantafyllis S. Vacharajani M. and August D. 2005. Compiler optimization space exploration. J. Instruction-Level Parall. 7."},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859629"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.184"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.46"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.910816"},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.475.0585"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1839667.1839670","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1839667.1839670","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:22:36Z","timestamp":1750245756000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1839667.1839670"}},"subtitle":["Case studies in microarchitectural design"],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":50,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2010,9]]}},"alternative-id":["10.1145\/1839667.1839670"],"URL":"https:\/\/doi.org\/10.1145\/1839667.1839670","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2010,9]]},"assertion":[{"value":"2009-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2010-02-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2010-10-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}