{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,16]],"date-time":"2026-07-16T23:52:55Z","timestamp":1784245975830,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,8,18]],"date-time":"2010-08-18T00:00:00Z","timestamp":1282089600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,8,18]]},"DOI":"10.1145\/1840845.1840857","type":"proceedings-article","created":{"date-parts":[[2010,8,19]],"date-time":"2010-08-19T13:15:15Z","timestamp":1282223715000},"page":"55-60","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":55,"title":["3D-nonFAR"],"prefix":"10.1145","author":[{"given":"Yibo","family":"Chen","sequence":"first","affiliation":[{"name":"The Pennsylvania State University, University Park, PA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jishen","family":"Zhao","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, University Park, PA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, University Park, PA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2010,8,18]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"IEEE Non-Volatile Memory Workshop","author":"Han K.","year":"2007"},{"key":"e_1_3_2_1_2_1","first-page":"355","article-title":"Non-volatile memory technologies: emerging concepts and new materials","author":"Bez R.","year":"2004","journal-title":"Materials Science in Semiconductor Processing, 7(4--6):349 --"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.810003"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887920"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687449"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"issue":"1","key":"e_1_3_2_1_7_1","first-page":"217","article-title":"A bipolar-selected phase change memory featuring multi-level cell storage","volume":"44","author":"Bedeschi F.","year":"2009","journal-title":"JSSC"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1148015.1148016"},{"key":"e_1_3_2_1_10_1","unstructured":"Xilinx. Virtex-4 FPGA data sheets. http:\/\/www.xilinx.com\/support\/documentation\/ virtex-4_data_sheets.htm.  Xilinx. Virtex-4 FPGA data sheets. http:\/\/www.xilinx.com\/support\/documentation\/ virtex-4_data_sheets.htm."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.71"},{"key":"e_1_3_2_1_12_1","unstructured":"P. H. Shiu R. Ravichandran S. Easwar and S. K. Lim. Multi-layer floorplanning for reliable system-on-package. 2004.  P. H. Shiu R. Ravichandran S. Easwar and S. K. Lim. Multi-layer floorplanning for reliable system-on-package. 2004."},{"key":"e_1_3_2_1_13_1","unstructured":"Subhash Gupta Mark Hilbert and etal Techniques for producing 3D ICs with high-density interconnect. http:\/\/www.tezzaron.com\/about\/papers\/ieee%20vmic%202004%20finalsecure.pdf 2004.  Subhash Gupta Mark Hilbert and et al. Techniques for producing 3D ICs with high-density interconnect. http:\/\/www.tezzaron.com\/about\/papers\/ieee%20vmic%202004%20finalsecure.pdf 2004."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/647924.738755"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30117-2_92"},{"key":"e_1_3_2_1_17_1","article-title":"Power-performance inflection at 90 nm process node FPGAs in focus","author":"Telikepalli A.","year":"2008","journal-title":"Chip Design Magazine"},{"key":"e_1_3_2_1_18_1","unstructured":"Xilinx. XPower estimator. http:\/\/www.xilinx.com\/products\/design_tools\/ logic_design\/verification\/xpower.htm.  Xilinx. XPower estimator. http:\/\/www.xilinx.com\/products\/design_tools\/ logic_design\/verification\/xpower.htm."}],"event":{"name":"ISLPED'10: International Symposium on Low Power Electronics and Design","location":"Austin Texas USA","acronym":"ISLPED'10","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS"]},"container-title":["Proceedings of the 16th ACM\/IEEE international symposium on Low power electronics and design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1840845.1840857","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1840845.1840857","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:08:55Z","timestamp":1750248535000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1840845.1840857"}},"subtitle":["three-dimensional non-volatile FPGA architecture using phase change memory"],"short-title":[],"issued":{"date-parts":[[2010,8,18]]},"references-count":17,"alternative-id":["10.1145\/1840845.1840857","10.1145\/1840845"],"URL":"https:\/\/doi.org\/10.1145\/1840845.1840857","relation":{},"subject":[],"published":{"date-parts":[[2010,8,18]]},"assertion":[{"value":"2010-08-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}