{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:31:17Z","timestamp":1750307477938,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,8,18]],"date-time":"2010-08-18T00:00:00Z","timestamp":1282089600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,8,18]]},"DOI":"10.1145\/1840845.1840861","type":"proceedings-article","created":{"date-parts":[[2010,8,19]],"date-time":"2010-08-19T13:15:15Z","timestamp":1282223715000},"page":"73-78","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Reducing variability in chip-multiprocessors with adaptive body biasing"],"prefix":"10.1145","author":[{"given":"Alyssa","family":"Bonnoit","sequence":"first","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lawrence","family":"Pileggi","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,8,18]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"270","article-title":"1.1 v 1 ghz communications router with on-chip body bias in 150 nm cmos,\" in ISSCC '02","author":"Narendra S.","year":"2002","journal-title":"IEEE International Solid-State Circuits Conference Digest of Technical Papers"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.982427"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810043"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803949"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.27"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.67"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774678"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065588"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065752"},{"key":"e_1_3_2_1_11_1"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.913186"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"M. Chudzik etal \"High-performance high-k\/metal gates for 45nm CMOS and beyond with gate-first processing \" in VLSI '07: Proceedings of the 2007 IEEE Symposium on VLSI Technology 2007 pp. 194--195.  M. Chudzik et al. \"High-performance high-k\/metal gates for 45nm CMOS and beyond with gate-first processing \" in VLSI '07: Proceedings of the 2007 IEEE Symposium on VLSI Technology 2007 pp. 194--195.","DOI":"10.1109\/VLSIT.2007.4339689"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"K. Mistry etal \"A 45nm logic technology with high-k+metal gate transistors strained silicon 9 Cu interconnect layers 193nm dry patterning and 100% Pb-free packaging \" in IEDM '07: Proceedings of the 2007 International Electron Devices Meeting 2007 pp. 247--250.  K. Mistry et al. \"A 45nm logic technology with high-k+metal gate transistors strained silicon 9 Cu interconnect layers 193nm dry patterning and 100% Pb-free packaging \" in IEDM '07: Proceedings of the 2007 International Electron Devices Meeting 2007 pp. 247--250.","DOI":"10.1109\/IEDM.2007.4418914"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842831"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"S. Herbert and D. Marculescu \"Variation-aware dynamic voltage\/frequency scaling \" in High-Performance Computer Architecture 2009.  S. Herbert and D. Marculescu \"Variation-aware dynamic voltage\/frequency scaling \" in High-Performance Computer Architecture 2009.","DOI":"10.1109\/HPCA.2009.4798265"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2020394"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1054907.1054914"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859620"},{"key":"e_1_3_2_1_21_1","first-page":"263","article-title":"A 9.7mw aac-decoding, 620mw h.264 720p 60fps decoding, 8-core media processor with embedded forward-body-biasing and power-gating circuit in 65nm cmos technology,\" in ISSCC '08","author":"Nomura S.","year":"2008","journal-title":"IEEE International Solid-State Circuits Conference Digest of Technical Papers"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818291"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542322"}],"event":{"name":"ISLPED'10: International Symposium on Low Power Electronics and Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS"],"location":"Austin Texas USA","acronym":"ISLPED'10"},"container-title":["Proceedings of the 16th ACM\/IEEE international symposium on Low power electronics and design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1840845.1840861","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1840845.1840861","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:08:55Z","timestamp":1750248535000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1840845.1840861"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,8,18]]},"references-count":23,"alternative-id":["10.1145\/1840845.1840861","10.1145\/1840845"],"URL":"https:\/\/doi.org\/10.1145\/1840845.1840861","relation":{},"subject":[],"published":{"date-parts":[[2010,8,18]]},"assertion":[{"value":"2010-08-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}