{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:31:17Z","timestamp":1750307477404,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,8,18]],"date-time":"2010-08-18T00:00:00Z","timestamp":1282089600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,8,18]]},"DOI":"10.1145\/1840845.1840871","type":"proceedings-article","created":{"date-parts":[[2010,8,19]],"date-time":"2010-08-19T13:15:15Z","timestamp":1282223715000},"page":"117-122","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["HERQULES"],"prefix":"10.1145","author":[{"given":"Georgios","family":"Karakonstantis","sequence":"first","affiliation":[{"name":"Purdue University, West Lafayette, IN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Georgios","family":"Panagopoulos","sequence":"additional","affiliation":[{"name":"Purdue University, West Lafayette, IN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kaushik","family":"Roy","sequence":"additional","affiliation":[{"name":"Purdue University, West Lafayette, IN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,8,18]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"J. Rabaey etal \"Digital Integrated Circuits\" Prentice Hall 2002  J. Rabaey et al. \"Digital Integrated Circuits\" Prentice Hall 2002"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566451"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863760"},{"key":"e_1_3_2_1_4_1","unstructured":"D. Marcovic etal \"Methods for True Energy-Performance Optimization\" IEEE JSSC 2004.  D. Marcovic et al. \"Methods for True Energy-Performance Optimization\" IEEE JSSC 2004."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"A. Chandrakasan \"Low Power CMOS Digital Design\" Springer 1995.  A. Chandrakasan \"Low Power CMOS Digital Design\" Springer 1995.","DOI":"10.1007\/978-1-4615-2325-3"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/1326073.1326114"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"N. Banerjee etal \"Low Power Variation Tolerant DCT Architecture\" IEEE DATE 2007.  N. Banerjee et al. \"Low Power Variation Tolerant DCT Architecture\" IEEE DATE 2007.","DOI":"10.1109\/DATE.2007.364664"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.826201"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.994990"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.107"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"E. Chong etal \"An Introduction to Optimization\" Wiley 2008.  E. Chong et al. \"An Introduction to Optimization\" Wiley 2008.","DOI":"10.1002\/9781118033340"},{"key":"e_1_3_2_1_12_1","unstructured":"Design Compiler www.synopsys.com ARMLIBS 90nm www.arm.com.  Design Compiler www.synopsys.com ARMLIBS 90nm www.arm.com."},{"key":"e_1_3_2_1_13_1","unstructured":"Digital Camera Module www.terasic.com.  Digital Camera Module www.terasic.com."}],"event":{"name":"ISLPED'10: International Symposium on Low Power Electronics and Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS"],"location":"Austin Texas USA","acronym":"ISLPED'10"},"container-title":["Proceedings of the 16th ACM\/IEEE international symposium on Low power electronics and design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1840845.1840871","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1840845.1840871","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:08:55Z","timestamp":1750248535000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1840845.1840871"}},"subtitle":["system level cross-layer design exploration for efficient energy-quality trade-offs"],"short-title":[],"issued":{"date-parts":[[2010,8,18]]},"references-count":13,"alternative-id":["10.1145\/1840845.1840871","10.1145\/1840845"],"URL":"https:\/\/doi.org\/10.1145\/1840845.1840871","relation":{},"subject":[],"published":{"date-parts":[[2010,8,18]]},"assertion":[{"value":"2010-08-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}