{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,16]],"date-time":"2026-03-16T10:11:10Z","timestamp":1773655870483,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,8,18]],"date-time":"2010-08-18T00:00:00Z","timestamp":1282089600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,8,18]]},"DOI":"10.1145\/1840845.1840889","type":"proceedings-article","created":{"date-parts":[[2010,8,19]],"date-time":"2010-08-19T13:15:15Z","timestamp":1282223715000},"page":"225-230","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Workload-adaptive process tuning strategy for power-efficient multi-core processors"],"prefix":"10.1145","author":[{"given":"Jungseob","family":"Lee","sequence":"first","affiliation":[{"name":"University of Wisconsin-Madison, Madison, WI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chi-Chao","family":"Wang","sequence":"additional","affiliation":[{"name":"Arizona State University, Phoenix, AZ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hamid","family":"Ghasemil","sequence":"additional","affiliation":[{"name":"University of Wisconsin-Madison, Madison, WI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lloyd","family":"Bircher","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Cao","sequence":"additional","affiliation":[{"name":"Arizona State University, Phoenix, AZ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[{"name":"University of Wisconsin-Madison, Madison, WI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,8,18]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Energy consumption by office and telecommunications equipment in commercial buildings","author":"Roth K.","year":"2002","unstructured":"K. Roth Energy consumption by office and telecommunications equipment in commercial buildings . Arthur D. Little Inc., reference: 72895-00, Cambridge, MA , 2002 . K. Roth et al. Energy consumption by office and telecommunications equipment in commercial buildings. Arthur D. Little Inc., reference: 72895-00, Cambridge, MA, 2002."},{"key":"e_1_3_2_1_2_1","unstructured":"http:\/\/www.amd.com\/us-en\/Corporate\/VirtualPressRoom\/0 51_104_543 115850 00.htm.  http:\/\/www.amd.com\/us-en\/Corporate\/VirtualPressRoom\/0 51_104_543 115850 00.htm."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280790"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.962279"},{"key":"e_1_3_2_1_5_1","volume-title":"Managing the impact of increasing microprocessor power consumption. Intel Technology Journal, 5:(1):1--9","author":"Gunther S.","year":"2001","unstructured":"S. Gunther Managing the impact of increasing microprocessor power consumption. Intel Technology Journal, 5:(1):1--9 , 2001 . S. Gunther et al. Managing the impact of increasing microprocessor power consumption. Intel Technology Journal, 5:(1):1--9, 2001."},{"key":"e_1_3_2_1_6_1","volume-title":"Proc. of IEEE ISDRS, TA4-03","author":"Zhao W.","year":"2007","unstructured":"W. Zhao , X. Li , M. Nowak , and Y. Cao . Predictive technology modeling for 32nm low power design . In Proc. of IEEE ISDRS, TA4-03 , 2007 . W. Zhao, X. Li, M. Nowak, and Y. Cao. Predictive technology modeling for 32nm low power design. In Proc. of IEEE ISDRS, TA4-03, 2007."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.8"},{"key":"e_1_3_2_1_8_1","unstructured":"Intel Turbo Boost Technology in Intel Core Micro-architecture (Nehalem) Based Processors. White Paper 2008.  Intel Turbo Boost Technology in Intel Core Micro-architecture (Nehalem) Based Processors. White Paper 2008."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629926"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.927671"},{"key":"e_1_3_2_1_11_1","unstructured":"http:\/\/www.acpi.inf.  http:\/\/www.acpi.inf."},{"key":"e_1_3_2_1_12_1","unstructured":"http:\/\/www.bapco.co.  http:\/\/www.bapco.co."},{"key":"e_1_3_2_1_13_1","unstructured":"www.spec.org\/power_ssj200.  www.spec.org\/power_ssj200."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2008.0085"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.249429"},{"key":"e_1_3_2_1_17_1","volume-title":"Proc. of IEEE ISDRS, TA4-03","author":"Zhao W.","year":"2007","unstructured":"W. Zhao , X. Li , M. Nowak , and Y. Cao , Predictive technology modeling for 32nm low power design . In Proc. of IEEE ISDRS, TA4-03 , 2007 . W. Zhao, X. Li, M. Nowak, and Y. Cao, Predictive technology modeling for 32nm low power design. In Proc. of IEEE ISDRS, TA4-03, 2007."},{"key":"e_1_3_2_1_18_1","unstructured":"http:\/\/msdn.microsoft.com\/en-us\/performance\/default.asp.  http:\/\/msdn.microsoft.com\/en-us\/performance\/default.asp."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1535\/itj.0904.02"},{"key":"e_1_3_2_1_20_1","first-page":"123","volume-title":"Proc. of IEEE\/ACM HPCA","author":"Kim W.","year":"2008","unstructured":"W. Kim System level analysis of fast, per-core DVFS using on-chip switching regulators . In Proc. of IEEE\/ACM HPCA , pp. 123 -- 134 , 2008 . W. Kim et al. System level analysis of fast, per-core DVFS using on-chip switching regulators. In Proc. of IEEE\/ACM HPCA, pp. 123--134, 2008."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/966747.966750"}],"event":{"name":"ISLPED'10: International Symposium on Low Power Electronics and Design","location":"Austin Texas USA","acronym":"ISLPED'10","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS"]},"container-title":["Proceedings of the 16th ACM\/IEEE international symposium on Low power electronics and design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1840845.1840889","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1840845.1840889","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:08:56Z","timestamp":1750248536000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1840845.1840889"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,8,18]]},"references-count":21,"alternative-id":["10.1145\/1840845.1840889","10.1145\/1840845"],"URL":"https:\/\/doi.org\/10.1145\/1840845.1840889","relation":{},"subject":[],"published":{"date-parts":[[2010,8,18]]},"assertion":[{"value":"2010-08-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}