{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:31:18Z","timestamp":1750307478276,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,8,18]],"date-time":"2010-08-18T00:00:00Z","timestamp":1282089600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,8,18]]},"DOI":"10.1145\/1840845.1840934","type":"proceedings-article","created":{"date-parts":[[2010,8,19]],"date-time":"2010-08-19T13:15:15Z","timestamp":1282223715000},"page":"401-406","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Automatic synthesis of near-threshold circuits with fine-grained performance tunability"],"prefix":"10.1145","author":[{"given":"Mohammad Reza","family":"Kakoee","sequence":"first","affiliation":[{"name":"University of Bologna, Bologna, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ashoka","family":"Sathanur","sequence":"additional","affiliation":[{"name":"IMEC, Eindhoven, Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio","family":"Pullini","sequence":"additional","affiliation":[{"name":"iNoCs, Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jos","family":"Huisken","sequence":"additional","affiliation":[{"name":"IMEC, Eindhoven, Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"University of Bologna, Bologna, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,8,18]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1145\/996566.996798"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1109\/JPROC.2009.2034764"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1109\/JPROC.2009.2035453"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1145\/1283780.1283789"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1109\/PACT.2007.14"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1109\/JSSC.2005.852162"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1145\/1594233.1594237"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1145\/1594233.1594240"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1109\/JSSC.2008.917505"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1145\/1393921.1393930"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1109\/TED.2007.911352"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1109\/4.604077"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1145\/313817.313874"},{"key":"e_1_3_2_1_14_1","volume-title":"USA","author":"Wang A.","year":"2004","unstructured":"A. Wang , A. Chandrakasan , \" A 180mV FFT processor using subthreshold circuit techniques,\" IEEE ISSCC, pp. 292--295 , USA , 2004 . A. Wang, A. Chandrakasan, \"A 180mV FFT processor using subthreshold circuit techniques,\" IEEE ISSCC, pp. 292--295, USA, 2004."},{"key":"e_1_3_2_1_15_1","first-page":"154","article-title":"al, \"A 2.60pJ\/Inst Subthreshold Sensor Processor for Optimal Energy Efficiency","author":"Zhai B.","year":"2006","unstructured":"B. Zhai , et. al, \"A 2.60pJ\/Inst Subthreshold Sensor Processor for Optimal Energy Efficiency ,\" IEEE VLSI-Symp , pp. 154 -- 155 , USA, 2006 . B. Zhai, et.al, \"A 2.60pJ\/Inst Subthreshold Sensor Processor for Optimal Energy Efficiency,\" IEEE VLSI-Symp, pp.154--155, USA, 2006.","journal-title":"IEEE VLSI-Symp"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1109\/TVLSI.2003.819573"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1145\/313817.313937"},{"key":"e_1_3_2_1_18_1","volume-title":"USA","author":"Pu Yu","year":"2009","unstructured":"Yu Pu , et.al, \" An ultra-low-energy\/frame multi-standard JPEG co-processor in 65nm CMOS with sub\/near-threshold power supply,\" IEEE ISSCC, pp. 146--147 , USA , 2009 . Yu Pu, et.al, \"An ultra-low-energy\/frame multi-standard JPEG co-processor in 65nm CMOS with sub\/near-threshold power supply,\" IEEE ISSCC, pp. 146--147, USA, 2009."},{"key":"e_1_3_2_1_19_1","first-page":"156","article-title":"al, \"An On-Chip High-Efficiency and Low-Noise DC\/DC Converter Using Divided Switches with Current Control Technique","author":"S. Sakiyama","year":"1999","unstructured":"S. Sakiyama et. al, \"An On-Chip High-Efficiency and Low-Noise DC\/DC Converter Using Divided Switches with Current Control Technique ,\" IEEE ISSCC , pp. 156 -- 158 , USA, 1999 . S. Sakiyama et.al, \"An On-Chip High-Efficiency and Low-Noise DC\/DC Converter Using Divided Switches with Current Control Technique,\" IEEE ISSCC, pp. 156--158, USA, 1999.","journal-title":"IEEE ISSCC"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.1109\/TCSII.2005.859572"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.1587\/elex.3.464"},{"key":"e_1_3_2_1_22_1","first-page":"183","article-title":"al, \"Energy-Performance Tunable Logic","author":"B. Nezamfar","year":"2009","unstructured":"B. Nezamfar et. al, \"Energy-Performance Tunable Logic ,\" IEEE CICC , pp. 183 -- 186 , USA, 2009 . B. Nezamfar et.al, \"Energy-Performance Tunable Logic,\" IEEE CICC, pp. 183--186, USA, 2009.","journal-title":"IEEE CICC"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_23_1","DOI":"10.1109\/TVLSI.2008.2007564"},{"key":"e_1_3_2_1_24_1","volume-title":"Low Power Methodology Manual for System on Chip Design","author":"Keating Michael","year":"2007","unstructured":"Michael Keating , David Flynn , Robert Aitken , Alan Gibsons and Kaijian Shi , Low Power Methodology Manual for System on Chip Design , Springer Publications , New York , 2007 . Michael Keating, David Flynn, Robert Aitken, Alan Gibsons and Kaijian Shi, Low Power Methodology Manual for System on Chip Design, Springer Publications, NewYork, 2007."}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS"],"acronym":"ISLPED'10","name":"ISLPED'10: International Symposium on Low Power Electronics and Design","location":"Austin Texas USA"},"container-title":["Proceedings of the 16th ACM\/IEEE international symposium on Low power electronics and design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1840845.1840934","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1840845.1840934","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:08:56Z","timestamp":1750248536000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1840845.1840934"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,8,18]]},"references-count":24,"alternative-id":["10.1145\/1840845.1840934","10.1145\/1840845"],"URL":"https:\/\/doi.org\/10.1145\/1840845.1840934","relation":{},"subject":[],"published":{"date-parts":[[2010,8,18]]},"assertion":[{"value":"2010-08-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}