{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,30]],"date-time":"2026-04-30T11:28:29Z","timestamp":1777548509809,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,8,18]],"date-time":"2010-08-18T00:00:00Z","timestamp":1282089600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,8,18]]},"DOI":"10.1145\/1840845.1840936","type":"proceedings-article","created":{"date-parts":[[2010,8,19]],"date-time":"2010-08-19T13:15:15Z","timestamp":1282223715000},"page":"413-418","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Wakeup synthesis and its buffered tree construction for power gating circuit designs"],"prefix":"10.1145","author":[{"given":"Seungwhun","family":"Paik","sequence":"first","affiliation":[{"name":"KAIST, Daejeon, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sangmin","family":"Kim","sequence":"additional","affiliation":[{"name":"KAIST, Daejeon, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youngsoo","family":"Shin","sequence":"additional","affiliation":[{"name":"KAIST, Daejeon, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,8,18]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Synopsys \"IC Compiler User Guide \" Dec. 2008.  Synopsys \"IC Compiler User Guide \" Dec. 2008."},{"key":"e_1_3_2_1_2_1","unstructured":"Redhawk-ALP. Apache. {Online}. Available: http:\/\/www.apache-da.com\/  Redhawk-ALP. Apache. {Online}. Available: http:\/\/www.apache-da.com\/"},{"key":"e_1_3_2_1_3_1","unstructured":"TSMC \"Reference Flow \" 2009 http:\/\/www.tsmc.com\/.  TSMC \"Reference Flow \" 2009 http:\/\/www.tsmc.com\/."},{"key":"e_1_3_2_1_4_1","volume-title":"Low Power Methodology Manual For System-on-Chip Design","author":"Keating M.","year":"2007","unstructured":"M. Keating , Low Power Methodology Manual For System-on-Chip Design . Springer , 2007 . M. Keating et al., Low Power Methodology Manual For System-on-Chip Design. Springer, 2007."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566458"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146943"},{"key":"e_1_3_2_1_7_1","unstructured":"Synopsys \"NanoSim User Guide \" Sept. 2008.  Synopsys \"NanoSim User Guide \" Sept. 2008."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277229"},{"key":"e_1_3_2_1_9_1","first-page":"138","volume-title":"ISSCC","author":"Royannez P.","year":"2006","unstructured":"P. Royannez SoC design techniques for wireless applications,\" in Proc . ISSCC , Feb. 2006 , pp. 138 -- 139 . P. Royannez et al., \"90nm low leakage SoC design techniques for wireless applications,\" in Proc. ISSCC, Feb. 2006, pp. 138--139."},{"key":"e_1_3_2_1_10_1","first-page":"44","volume-title":"Symp. on VLSI Circuits","author":"Kumagai K.","year":"1998","unstructured":"K. Kumagai novel powering-down scheme for low Vt cmos circuits,\" in Proc . Symp. on VLSI Circuits , June 1998 , pp. 44 -- 45 . K. Kumagai et al., \"A novel powering-down scheme for low Vt cmos circuits,\" in Proc. Symp. on VLSI Circuits, June 1998, pp. 44--45."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1587\/elex.3.281"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.245593"},{"key":"e_1_3_2_1_13_1","first-page":"400","volume-title":"IEEE Int. Solid-State Circuits Conf.","author":"Min K.-S.","year":"2003","unstructured":"K.-S. Min , H. Kawaguchi , and T. Sakurai , \" Zigzag super cutoff CMOS (ZSCCMOS) block activation with self-adaptive voltage level controller: an alternative to clock-gating scheme in leakage dominant era,\" in Proc . IEEE Int. Solid-State Circuits Conf. , Feb. 2003 , pp. 400 -- 401 . K.-S. Min, H. Kawaguchi, and T. Sakurai, \"Zigzag super cutoff CMOS (ZSCCMOS) block activation with self-adaptive voltage level controller: an alternative to clock-gating scheme in leakage dominant era,\" in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2003, pp. 400--401."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2012532"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.102"},{"key":"e_1_3_2_1_16_1","first-page":"779","volume-title":"Int. Conf. on Computer Aided Design","author":"Chen Y.","year":"2007","unstructured":"Y. Chen efficient wake-up schedule during power mode transition considering spurious glitches phenomenon,\" in Proc . Int. Conf. on Computer Aided Design , Nov. 2007 , pp. 779 -- 782 . Y. Chen et al., \"An efficient wake-up schedule during power mode transition considering spurious glitches phenomenon,\" in Proc. Int. Conf. on Computer Aided Design, Nov. 2007, pp. 779--782."},{"key":"e_1_3_2_1_17_1","first-page":"113","volume-title":"Asia South Pacific Design Automation Conf.","author":"Mutoh S.","year":"1999","unstructured":"S. Mutoh MTCMOS power switch for low-voltage high-speed LSIs,\" in Proc . Asia South Pacific Design Automation Conf. , Jan. 1999 , pp. 113 -- 116 . S. Mutoh et al., \"Design method of MTCMOS power switch for low-voltage high-speed LSIs,\" in Proc. Asia South Pacific Design Automation Conf., Jan. 1999, pp. 113--116."},{"key":"e_1_3_2_1_18_1","unstructured":"GeoSteiner 3.1. University of Copenhagen. {Online}. Available: http:\/\/www.diku.dk\/geosteiner\/  GeoSteiner 3.1. University of Copenhagen. {Online}. Available: http:\/\/www.diku.dk\/geosteiner\/"},{"key":"e_1_3_2_1_19_1","unstructured":"OpenCores. {Online}. Available: http:\/\/www.opencores.org\/  OpenCores. {Online}. Available: http:\/\/www.opencores.org\/"},{"key":"e_1_3_2_1_20_1","unstructured":"Synopsys \"Design Compiler User Guide \" Sept. 2008.  Synopsys \"Design Compiler User Guide \" Sept. 2008."},{"key":"e_1_3_2_1_21_1","unstructured":"Synopsys \"PrimeTime User Guide \" June 2008.  Synopsys \"PrimeTime User Guide \" June 2008."},{"key":"e_1_3_2_1_22_1","unstructured":"Synopsys \"PrimeRail User Guide \" Dec. 2008.  Synopsys \"PrimeRail User Guide \" Dec. 2008."}],"event":{"name":"ISLPED'10: International Symposium on Low Power Electronics and Design","location":"Austin Texas USA","acronym":"ISLPED'10","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS"]},"container-title":["Proceedings of the 16th ACM\/IEEE international symposium on Low power electronics and design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1840845.1840936","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1840845.1840936","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:08:56Z","timestamp":1750248536000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1840845.1840936"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,8,18]]},"references-count":22,"alternative-id":["10.1145\/1840845.1840936","10.1145\/1840845"],"URL":"https:\/\/doi.org\/10.1145\/1840845.1840936","relation":{},"subject":[],"published":{"date-parts":[[2010,8,18]]},"assertion":[{"value":"2010-08-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}