{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:53:45Z","timestamp":1750308825059,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,8,19]],"date-time":"2010-08-19T00:00:00Z","timestamp":1282176000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,8,19]]},"DOI":"10.1145\/1850771.1850777","type":"proceedings-article","created":{"date-parts":[[2010,8,24]],"date-time":"2010-08-24T13:16:50Z","timestamp":1282655810000},"page":"46-52","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Application requirements and efficiency of embedded Java bytecode multi-cores"],"prefix":"10.1145","author":[{"given":"Martin","family":"Zabel","sequence":"first","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Dresden, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rainer G.","family":"Spallek","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Dresden, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,8,19]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Specification, v1.0 edition","author":"Ltd ARM","year":"2004","unstructured":"ARM Ltd . AMBA AXI Protocol , Specification, v1.0 edition , Mar. 2004 . ARM Ltd. AMBA AXI Protocol, Specification, v1.0 edition, Mar. 2004."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1016568.1016614"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008169702146"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0141-9331(00)00078-8"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/563647.563649"},{"key":"e_1_3_2_1_6_1","volume-title":"July","author":"ORG.","year":"2002","unstructured":"OPENCORES. ORG. Specification for the: WISHBONE System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores, rev. b.3 edition , July 2002 . OPENCORES.ORG. Specification for the: WISHBONE System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores, rev. b.3 edition, July 2002."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/SIES.2008.4577678"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1288940.1288970"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339702"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1167999.1168009"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2008.4738309"},{"key":"e_1_3_2_1_12_1","volume-title":"Poster Session of DATE'10 Workshop: \"Designing for Embedded Parallel Computing Platforms: Architectures, Design Tools, and Applications\"","author":"Tyystj\u00e4rvi J.","year":"2010","unstructured":"J. Tyystj\u00e4rvi , T. S\u00e4ntii , and J. Plosila . Parallel performance evaluation of a multicore Java co-processor system . In Poster Session of DATE'10 Workshop: \"Designing for Embedded Parallel Computing Platforms: Architectures, Design Tools, and Applications\" , Mar. 2010 . J. Tyystj\u00e4rvi, T. S\u00e4ntii, and J. Plosila. Parallel performance evaluation of a multicore Java co-processor system. In Poster Session of DATE'10 Workshop: \"Designing for Embedded Parallel Computing Platforms: Architectures, Design Tools, and Applications\", Mar. 2010."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-03138-0_8"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/1302494.1302786"}],"event":{"name":"JTRES '10: JTRES '10 -Proceedings of the 8th International Workshop on Java Technologies for Real-time and Embedded Systems","acronym":"JTRES '10","location":"Prague Czech Republic"},"container-title":["Proceedings of the 8th International Workshop on Java Technologies for Real-Time and Embedded Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1850771.1850777","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1850771.1850777","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:26:50Z","timestamp":1750278410000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1850771.1850777"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,8,19]]},"references-count":14,"alternative-id":["10.1145\/1850771.1850777","10.1145\/1850771"],"URL":"https:\/\/doi.org\/10.1145\/1850771.1850777","relation":{},"subject":[],"published":{"date-parts":[[2010,8,19]]},"assertion":[{"value":"2010-08-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}