{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:29:25Z","timestamp":1750307365739,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":8,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,9,6]],"date-time":"2010-09-06T00:00:00Z","timestamp":1283731200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,9,6]]},"DOI":"10.1145\/1854153.1854156","type":"proceedings-article","created":{"date-parts":[[2010,9,7]],"date-time":"2010-09-07T15:48:28Z","timestamp":1283874508000},"page":"2-7","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Performance analysis of dynamic threshold MOS (DTMOS) based 4-input multiplexer switch for low power and high speed FPGA design"],"prefix":"10.1145","author":[{"given":"Deepak","family":"Kumar","sequence":"first","affiliation":[{"name":"ABV- Indian Institute of Information Technology and Management, Gwalior, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pankaj","family":"Kumar","sequence":"additional","affiliation":[{"name":"ABV- Indian Institute of Information Technology and Management, Gwalior, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manisha","family":"Pattanaik","sequence":"additional","affiliation":[{"name":"ABV- Indian Institute of Information Technology and Management, Gwalior, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,9,6]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"57","article-title":"Leakage power analysis of a 90nm FPGA","author":"Taun T.","year":"2003","unstructured":"T. Taun and B. Lai . \" Leakage power analysis of a 90nm FPGA ,\" IEEE Custom Integrated Circuits Conference , pp. 57 -- 60 , 2003 . T.Taun and B.Lai. \"Leakage power analysis of a 90nm FPGA,\" IEEE Custom Integrated Circuits Conference, pp. 57--60, 2003.","journal-title":"IEEE Custom Integrated Circuits Conference"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.819573"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.556151"},{"key":"e_1_3_2_1_4_1","first-page":"921","article-title":"DTMOS Based Low Power High Speed Interconnects for FPGA","volume":"4","author":"Mohd Kureshi","year":"2009","unstructured":"Kureshi A.K. and Mohd . Hasan , \" DTMOS Based Low Power High Speed Interconnects for FPGA ,\" J. Computers , vol. 4 , pp. 921 -- 926 , October 2009 . Kureshi A.K. and Mohd. Hasan, \"DTMOS Based Low Power High Speed Interconnects for FPGA,\" J. Computers, vol. 4, pp. 921--926, October 2009.","journal-title":"J. Computers"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.514041"},{"key":"e_1_3_2_1_6_1","first-page":"475","volume-title":"A gate level leakage power reduction method for ultra-low-power CMOS circuits,\" In IEEE Custom Integrated Circuits Conference","author":"Halter J.P.","year":"1997","unstructured":"J.P. Halter and F.N. Najm . \" A gate level leakage power reduction method for ultra-low-power CMOS circuits,\" In IEEE Custom Integrated Circuits Conference , pp 475 -- 478 , 1997 . J.P. Halter and F.N. Najm. \"A gate level leakage power reduction method for ultra-low-power CMOS circuits,\" In IEEE Custom Integrated Circuits Conference, pp 475--478, 1997."},{"key":"e_1_3_2_1_7_1","first-page":"312","article-title":"A flexible power model for FPGAs","author":"Poon K.W.","year":"2002","unstructured":"K.W. Poon , A. Yan , and S. J.E. Wilton . \" A flexible power model for FPGAs ,\" International Conference on Field- Programmable Logic and Applications , pp. 312 -- 321 , 2002 . K.W. Poon, A. Yan, and S. J.E. Wilton. \"A flexible power model for FPGAs,\" International Conference on Field- Programmable Logic and Applications, pp. 312--321, 2002.","journal-title":"International Conference on Field- Programmable Logic and Applications"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503072"}],"event":{"name":"SBCCI '10: 23rd Symposium on Integrated Circuits and Systems Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","SBMicro","IEEE ICAS","IEEE Circuits and Systems Society","SBC"],"location":"S\u00e3o Paulo Brazil","acronym":"SBCCI '10"},"container-title":["Proceedings of the 23rd symposium on Integrated circuits and system design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1854153.1854156","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1854153.1854156","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:22:41Z","timestamp":1750245761000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1854153.1854156"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9,6]]},"references-count":8,"alternative-id":["10.1145\/1854153.1854156","10.1145\/1854153"],"URL":"https:\/\/doi.org\/10.1145\/1854153.1854156","relation":{},"subject":[],"published":{"date-parts":[[2010,9,6]]},"assertion":[{"value":"2010-09-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}