{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T16:33:29Z","timestamp":1774802009653,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,9,11]],"date-time":"2010-09-11T00:00:00Z","timestamp":1284163200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,9,11]]},"DOI":"10.1145\/1854273.1854283","type":"proceedings-article","created":{"date-parts":[[2010,9,14]],"date-time":"2010-09-14T14:53:20Z","timestamp":1284476000000},"page":"29-40","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":107,"title":["Scalable thread scheduling and global power management for heterogeneous many-core architectures"],"prefix":"10.1145","author":[{"given":"Jonathan A.","family":"Winter","sequence":"first","affiliation":[{"name":"Google Inc., Mountain View, CA, USA"}]},{"given":"David H.","family":"Albonesi","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}]},{"given":"Christine A.","family":"Shoemaker","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}]}],"member":"320","published-online":{"date-parts":[[2010,9,11]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250720"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.51"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1128022.1128029"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.46"},{"key":"e_1_3_2_1_6_1","first-page":"51","volume-title":"Tolerating Hard Faults in Microprocessor Array Structures. In Proceedings of the 34th International Conference on Dependable Systems and Networks (DSN)","author":"Bower F.A.","year":"2004","unstructured":"}} F.A. Bower , P.G. Shealy , S. Orev , and D.J. Sorin . Tolerating Hard Faults in Microprocessor Array Structures. In Proceedings of the 34th International Conference on Dependable Systems and Networks (DSN) , June 2004 , pp. 51 -- 60 . }}F.A. Bower, P.G. Shealy, S. Orev, and D.J. Sorin. Tolerating Hard Faults in Microprocessor Array Structures. In Proceedings of the 34th International Conference on Dependable Systems and Networks (DSN), June 2004, pp. 51--60."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_3_2_1_8_1","first-page":"73","author":"Burkard R.","year":"2009","unstructured":"}} R. Burkard , M. Dell'Amico , and S. Martello . Assignment Problems. Published by the Society of Industrial and Applied Mathematics, Philadelphia, PA , 2009 , pp. 73 -- 87 . }}R. Burkard, M. Dell'Amico, and S. Martello. Assignment Problems. Published by the Society of Industrial and Applied Mathematics, Philadelphia, PA, 2009, pp. 73--87.","journal-title":"Assignment Problems. Published by the Society of Industrial and Applied Mathematics, Philadelphia, PA"},{"key":"e_1_3_2_1_9_1","volume-title":"SlackSim: A Platform for Parallel Simulations of CMPs on CMPs. In the Workshop on Design, Analysis, and Simulation of Chip Multiprocessors (dasCMP)","author":"Chen J.","year":"2008","unstructured":"}} J. Chen , M. Annavaram , and M. Dubois . SlackSim: A Platform for Parallel Simulations of CMPs on CMPs. In the Workshop on Design, Analysis, and Simulation of Chip Multiprocessors (dasCMP) , Nov. 2008 . }}J. Chen, M. Annavaram, and M. Dubois. SlackSim: A Platform for Parallel Simulations of CMPs on CMPs. In the Workshop on Design, Analysis, and Simulation of Chip Multiprocessors (dasCMP), Nov. 2008."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1062261.1062295"},{"key":"e_1_3_2_1_11_1","first-page":"301","author":"Griva I.","year":"2009","unstructured":"}} I. Griva , S.G. Nash , and A. Sofer . Linear and Nonlinear Optimization. Published by the Society of Industrial and Applied Mathematics, Philadelphia, PA , 2009 , pp. 301 -- 317 . }}I. Griva, S.G. Nash, and A. Sofer. Linear and Nonlinear Optimization. Published by the Society of Industrial and Applied Mathematics, Philadelphia, PA, 2009, pp. 301--317.","journal-title":"Linear and Nonlinear Optimization. Published by the Society of Industrial and Applied Mathematics, Philadelphia, PA"},{"key":"e_1_3_2_1_12_1","first-page":"301","volume-title":"Variation-Aware Dynamic Voltage\/Frequency Scaling. In Proceedings of the 15th International Symposium on High-Performance Computer Architecture (HPCA)","author":"Herbert S.","year":"2009","unstructured":"}} S. Herbert and D. Marculescu . Variation-Aware Dynamic Voltage\/Frequency Scaling. In Proceedings of the 15th International Symposium on High-Performance Computer Architecture (HPCA) , Feb. 2009 , pp. 301 -- 312 . }}S. Herbert and D. Marculescu. Variation-Aware Dynamic Voltage\/Frequency Scaling. In Proceedings of the 15th International Symposium on High-Performance Computer Architecture (HPCA), Feb. 2009, pp. 301--312."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/1266366.1266729"},{"key":"e_1_3_2_1_14_1","volume-title":"Whitepaper","author":"}}Intel Corporation","year":"2006","unstructured":"}}Intel Corporation . From a Few Cores to Many: A Tera-scale Computing Research Overview , Whitepaper , 2006 . }}Intel Corporation. From a Few Cores to Many: A Tera-scale Computing Research Overview, Whitepaper, 2006."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.8"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077637"},{"key":"e_1_3_2_1_17_1","first-page":"64","volume-title":"Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance. In Proceedings of the 31st International Symposium on Computer Architecture (ISCA)","author":"Kumar R.","year":"2004","unstructured":"}} R. Kumar , D.M. Tullsen , P. Ranganathan , N.P. Jouppi , and K. I. Farkas . Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance. In Proceedings of the 31st International Symposium on Computer Architecture (ISCA) , June 2004 , pp. 64 -- 75 . }}R. Kumar, D.M. Tullsen, P. Ranganathan, N.P. Jouppi, and K. I. Farkas. Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance. In Proceedings of the 31st International Symposium on Computer Architecture (ISCA), June 2004, pp. 64--75."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1362622.1362694"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454141"},{"key":"e_1_3_2_1_20_1","volume-title":"the Workshop on Design, Analysis, and Simulation of Chip Multiprocessors (dasCMP)","author":"Monchiero M.","year":"2008","unstructured":"}} M. Monchiero , J.-H. Ahn , A. Falc\u00f3n , D. Ortega , and P. Faraboschi . How to Simulate 1000 Cores . In the Workshop on Design, Analysis, and Simulation of Chip Multiprocessors (dasCMP) , Nov. 2008 . }}M. Monchiero, J.-H. Ahn, A. Falc\u00f3n, D. Ortega, and P. Faraboschi. How to Simulate 1000 Cores. In the Workshop on Design, Analysis, and Simulation of Chip Multiprocessors (dasCMP), Nov. 2008."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555793"},{"key":"e_1_3_2_1_22_1","unstructured":"}}J. Renau B. Fraguela J. Tuck W. Liu M. Prvulovic L. Ceze S. Sarangi P. Sack K. Strauss and P. Montesinos. SESC: Cycle Accurate Architectural Simulator. http:\/\/sesc.sourceforge.net 2005.  }}J. Renau B. Fraguela J. Tuck W. Liu M. Prvulovic L. Ceze S. Sarangi P. Sack K. Strauss and P. Montesinos. SESC: Cycle Accurate Architectural Simulator. http:\/\/sesc.sourceforge.net 2005."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/1874620.1874992"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.44"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283791"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1531793.1531804"},{"key":"e_1_3_2_1_27_1","first-page":"481","volume-title":"Exploiting Microarchitectural Redundancy for Defect Tolerance. In the Proceedings of the International Conference on Computer Design (ICCD)","author":"Shivakumar P.","year":"2003","unstructured":"}} P. Shivakumar , S.W. Keckler , CR. Moore , and D. Burger . Exploiting Microarchitectural Redundancy for Defect Tolerance. In the Proceedings of the International Conference on Computer Design (ICCD) , Oct. 2003 , pp. 481 -- 488 . }}P. Shivakumar, S.W. Keckler, CR. Moore, and D. Burger. Exploiting Microarchitectural Redundancy for Defect Tolerance. In the Proceedings of the International Conference on Computer Design (ICCD), Oct. 2003, pp. 481--488."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168868"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859620"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.28"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.40"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555794"},{"key":"e_1_3_2_1_34_1","first-page":"42","volume-title":"Scheduling Algorithms for Unpredictably Heterogeneous CMP Architectures. In Proceedings of the 38th International Conference on Dependable Systems and Networks","author":"Winter J.A.","year":"2008","unstructured":"}} J.A. Winter and D.H. Albonesi . Scheduling Algorithms for Unpredictably Heterogeneous CMP Architectures. In Proceedings of the 38th International Conference on Dependable Systems and Networks , June 2008 , pp. 42 -- 51 . }}J.A. Winter and D.H. Albonesi. Scheduling Algorithms for Unpredictably Heterogeneous CMP Architectures. In Proceedings of the 38th International Conference on Dependable Systems and Networks, June 2008, pp. 42--51."}],"event":{"name":"PACT '10: International Conference on Parallel Architectures and Compilation Techniques","location":"Vienna Austria","acronym":"PACT '10","sponsor":["IFIP WG 10.3 IFIP working group 10.3 on concurrent systems","IEEE CS TCPP IEEE-CS technical committee on parallel processing","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS TCAA IEEE CS technical committee on architectural acoustics"]},"container-title":["Proceedings of the 19th international conference on Parallel architectures and compilation techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1854273.1854283","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1854273.1854283","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:56Z","timestamp":1750246796000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1854273.1854283"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9,11]]},"references-count":33,"alternative-id":["10.1145\/1854273.1854283","10.1145\/1854273"],"URL":"https:\/\/doi.org\/10.1145\/1854273.1854283","relation":{},"subject":[],"published":{"date-parts":[[2010,9,11]]},"assertion":[{"value":"2010-09-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}