{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:30:33Z","timestamp":1750307433058,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":45,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,9,11]],"date-time":"2010-09-11T00:00:00Z","timestamp":1284163200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,9,11]]},"DOI":"10.1145\/1854273.1854284","type":"proceedings-article","created":{"date-parts":[[2010,9,14]],"date-time":"2010-09-14T14:53:20Z","timestamp":1284476000000},"page":"41-52","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Dynamically managed multithreaded reconfigurable architectures for chip multiprocessors"],"prefix":"10.1145","author":[{"given":"Matthew A.","family":"Watkins","sequence":"first","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}]},{"given":"David H.","family":"Albonesi","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}]}],"member":"320","published-online":{"date-parts":[[2010,9,11]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"}}Advanced Micro Devices. AMD Athlon X2 Dual-Core Details. http:\/\/www.amdcompare.com\/us-en\/desktop\/details.aspx?opn=ADH2350IAA5DD 2007.  }}Advanced Micro Devices. AMD Athlon X2 Dual-Core Details. http:\/\/www.amdcompare.com\/us-en\/desktop\/details.aspx?opn=ADH2350IAA5DD 2007."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296459"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275120"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.839323"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360328"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/647927.739401"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.17"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723119"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.31"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.25"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105745"},{"volume-title":"White Paper","year":"2008","key":"e_1_3_2_1_12_1","unstructured":"}}Convey Computer. The Convey HC-1 Computer . White Paper , Nov. 2008 . }}Convey Computer. The Convey HC-1 Computer. White Paper, Nov. 2008."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/789083.1022848"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545241"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/822080.822816"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/1898953.1899072"},{"key":"e_1_3_2_1_17_1","first-page":"395","volume-title":"USENIX 2005 Annual Technical Conference","author":"Fedorova A.","year":"2005","unstructured":"}} A. Fedorova , M. Seltzer , C. Small , and D. Nussbaum . Performance of multithreaded chip multiprocessors and implications for operating system design . In USENIX 2005 Annual Technical Conference , pages 395 -- 398 , Berkeley, CA , 2005 . }}A. Fedorova, M. Seltzer, C. Small, and D. Nussbaum. Performance of multithreaded chip multiprocessors and implications for operating system design. In USENIX 2005 Annual Technical Conference, pages 395--398, Berkeley, CA, 2005."},{"key":"e_1_3_2_1_18_1","volume-title":"Intel. HPCWire","author":"Feldman M.","year":"2007","unstructured":"}} M. Feldman . FPGA Acceleration Gets a Boost from HP , Intel. HPCWire , Sept. 2007 . }}M. Feldman. FPGA Acceleration Gets a Boost from HP, Intel. HPCWire, Sept. 2007."},{"key":"e_1_3_2_1_19_1","volume-title":"HPCWire","author":"Feldman M.","year":"2008","unstructured":"}} M. Feldman . Reconfigurable Computing Prospects on the Rise . HPCWire , Dec. 2008 . }}M. Feldman. Reconfigurable Computing Prospects on the Rise. HPCWire, Dec. 2008."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2007.13"},{"key":"e_1_3_2_1_21_1","first-page":"225","volume-title":"Int'l Conference on Field Programmable Technology","author":"Garcia P.","year":"2008","unstructured":"}} P. Garcia and K. Compton . Kernel Sharing on Reconfigurable Multiprocessor Systems . In Int'l Conference on Field Programmable Technology , pages 225 -- 232 , 2008 . }}P. Garcia and K. Compton. Kernel Sharing on Reconfigurable Multiprocessor Systems. In Int'l Conference on Field Programmable Technology, pages 225--232, 2008."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300982"},{"key":"e_1_3_2_1_23_1","first-page":"642","volume-title":"Decade of Reconfigurable Computing: A Visionary Retrospective. In Proc. of the Conference on Design, Automation, and Test in Europe","author":"Hartenstein R.","year":"2001","unstructured":"}} R. Hartenstein . A Decade of Reconfigurable Computing: A Visionary Retrospective. In Proc. of the Conference on Design, Automation, and Test in Europe , pages 642 -- 649 , 2001 . }}R. Hartenstein. A Decade of Reconfigurable Computing: A Visionary Retrospective. In Proc. of the Conference on Design, Automation, and Test in Europe, pages 642--649, 2001."},{"key":"e_1_3_2_1_24_1","unstructured":"}}Intel Core 2 Extreme Processor X6800 and Intel Core 2 Duo Desktop Processor E6000 and E4000 Sequences 2007. Intel Datasheet: 313278-004.  }}Intel Core 2 Extreme Processor X6800 and Intel Core 2 Duo Desktop Processor E6000 and E4000 Sequences 2007. Intel Datasheet: 313278-004."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/1025127.1026001"},{"key":"e_1_3_2_1_26_1","volume-title":"Opportunities for Cache Friendly Process Scheduling. In Workshop on Interaction Between Operating Systems and Computer Architecture","author":"Koka P.","year":"2005","unstructured":"}} P. Koka and M. H. Lipasti . Opportunities for Cache Friendly Process Scheduling. In Workshop on Interaction Between Operating Systems and Computer Architecture , 2005 . }}P. Koka and M. H. Lipasti. Opportunities for Cache Friendly Process Scheduling. In Workshop on Interaction Between Operating Systems and Computer Architecture, 2005."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.12"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"e_1_3_2_1_29_1","first-page":"330","volume-title":"Proc. IEEE\/ACM 30th Int'l Symposium on Microarchitecture","author":"Lee C.","year":"1997","unstructured":"}} C. Lee , M. Potkonjak , and W. Mangione-Smith . MediaBench: A Tool for Evaluation and Synthesizing Multimedia and Communications Systems . In Proc. IEEE\/ACM 30th Int'l Symposium on Microarchitecture , pages 330 -- 335 , 1997 . }}C. Lee, M. Potkonjak, and W. Mangione-Smith. MediaBench: A Tool for Evaluation and Synthesizing Multimedia and Communications Systems. In Proc. IEEE\/ACM 30th Int'l Symposium on Microarchitecture, pages 330--335, 1997."},{"key":"e_1_3_2_1_30_1","first-page":"34","volume-title":"Proc. of the IEEE Int'l Symposium on Workload Characterization","author":"Li M.-L.","year":"2005","unstructured":"}} M.-L. Li , R. Sasanka , S. V. Adve , Y.-K. Chen , and E. Deves . The ALPBench Benchmark Suite for Complex Multimedia Applications . In Proc. of the IEEE Int'l Symposium on Workload Characterization , pages 34 -- 45 , 2005 . }}M.-L. Li, R. Sasanka, S. V. Adve, Y.-K. Chen, and E. Deves. The ALPBench Benchmark Suite for Complex Multimedia Applications. In Proc. of the IEEE Int'l Symposium on Workload Characterization, pages 34--45, 2005."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.5555\/942806.943854"},{"key":"e_1_3_2_1_32_1","volume-title":"http:\/\/sourceforge.net\/projects\/sesc","author":"Architectural Simulator SESC","year":"2007","unstructured":"}} SESC Architectural Simulator . http:\/\/sourceforge.net\/projects\/sesc , 2007 . }}SESC Architectural Simulator. http:\/\/sourceforge.net\/projects\/sesc, 2007."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859657"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/582034.582042"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"e_1_3_2_1_36_1","unstructured":"}}Standard Performance Evaluation Corporation. SPEC CPU Benchmark Suite. http:\/\/www.specbench.org\/cpu2000\/ 2000.  }}Standard Performance Evaluation Corporation. SPEC CPU Benchmark Suite. http:\/\/www.specbench.org\/cpu2000\/ 2000."},{"key":"e_1_3_2_1_37_1","unstructured":"}}Standard Performance Evaluation Corporation. SPEC CPU Benchmark Suite. http:\/\/www.specbench.org\/cpu2006\/ 2006.  }}Standard Performance Evaluation Corporation. SPEC CPU Benchmark Suite. http:\/\/www.specbench.org\/cpu2006\/ 2006."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1023\/B:SUPE.0000014800.27383.8f"},{"key":"e_1_3_2_1_39_1","unstructured":"}}Sun Microsystems Inc. UltraSPARC T1 Supplement to the UltraSPARC Architecture 2005 Mar. 2006.  }}Sun Microsystems Inc. UltraSPARC T1 Supplement to the UltraSPARC Architecture 2005 Mar. 2006."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1272996.1273004"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045086"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232993"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629948"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.5555\/874060.875382"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/329166.329187"}],"event":{"name":"PACT '10: International Conference on Parallel Architectures and Compilation Techniques","sponsor":["IFIP WG 10.3 IFIP working group 10.3 on concurrent systems","IEEE CS TCPP IEEE-CS technical committee on parallel processing","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS TCAA IEEE CS technical committee on architectural acoustics"],"location":"Vienna Austria","acronym":"PACT '10"},"container-title":["Proceedings of the 19th international conference on Parallel architectures and compilation techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1854273.1854284","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1854273.1854284","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:56Z","timestamp":1750246796000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1854273.1854284"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9,11]]},"references-count":45,"alternative-id":["10.1145\/1854273.1854284","10.1145\/1854273"],"URL":"https:\/\/doi.org\/10.1145\/1854273.1854284","relation":{},"subject":[],"published":{"date-parts":[[2010,9,11]]},"assertion":[{"value":"2010-09-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}