{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:30:33Z","timestamp":1750307433282,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,9,11]],"date-time":"2010-09-11T00:00:00Z","timestamp":1284163200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,9,11]]},"DOI":"10.1145\/1854273.1854287","type":"proceedings-article","created":{"date-parts":[[2010,9,14]],"date-time":"2010-09-14T14:53:20Z","timestamp":1284476000000},"page":"65-74","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":23,"title":["Simple and fast biased locks"],"prefix":"10.1145","author":[{"given":"Nalini","family":"Vasudevan","sequence":"first","affiliation":[{"name":"Columbia University, New York, NY, USA"}]},{"given":"Kedar S.","family":"Namjoshi","sequence":"additional","affiliation":[{"name":"Bell Laboratories, Murray Hill, NJ, USA"}]},{"given":"Stephen A.","family":"Edwards","sequence":"additional","affiliation":[{"name":"Columbia University, New York, NY, USA"}]}],"member":"320","published-online":{"date-parts":[[2010,9,11]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"}}Intel IA-32 Architecture Software Developer's Manual vol. 3A 2009.  }}Intel IA-32 Architecture Software Developer's Manual vol. 3A 2009."},{"key":"e_1_3_2_1_2_1","first-page":"6772153","article-title":"Method and apparatus to provide concurrency control over objects without atomic operations on non-shared objects","author":"Bacon D.","year":"2000","unstructured":"}} D. Bacon and S. Fink . Method and apparatus to provide concurrency control over objects without atomic operations on non-shared objects . US Patent 6772153 , 2000 . }}D. Bacon and S. Fink. Method and apparatus to provide concurrency control over objects without atomic operations on non-shared objects. US Patent 6772153, 2000.","journal-title":"US Patent"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/277650.277734"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250737"},{"key":"e_1_3_2_1_5_1","volume-title":"Sun Microsystems","author":"Dice D.","year":"2001","unstructured":"}} D. Dice , H. Huang , and M. Yang . Asymmetric dekker synchronization. Technical report , Sun Microsystems , 2001 . http:\/\/home.comcast.net\/~pjbishop\/Dave. }}D. Dice, H. Huang, and M. Yang. Asymmetric dekker synchronization. Technical report, Sun Microsystems, 2001. http:\/\/home.comcast.net\/~pjbishop\/Dave."},{"key":"e_1_3_2_1_6_1","volume-title":"Sun Microsystems","author":"Dice D.","year":"2003","unstructured":"}} D. Dice , M. Moir , and W. Scherer . Quickly reacquirable locks. Technical report , Sun Microsystems , 2003 . http:\/\/home.comcast.net\/~pjbishop\/Dave. }}D. Dice, M. Moir, and W. Scherer. Quickly reacquirable locks. Technical report, Sun Microsystems, 2003. http:\/\/home.comcast.net\/~pjbishop\/Dave."},{"key":"e_1_3_2_1_7_1","volume-title":"Cooperating sequential processes","author":"Dijkstra E. W.","year":"1965","unstructured":"}} E. W. Dijkstra . Cooperating sequential processes . Technological University, Eindhoven, The Netherlands, September 1965 . Reprinted in Programming Languages, F. Genuys, Ed., Academic Press , New York, 1968, 43--112, 1965. }}E. W. Dijkstra. Cooperating sequential processes. Technological University, Eindhoven, The Netherlands, September 1965. Reprinted in Programming Languages, F. Genuys, Ed., Academic Press, New York, 1968, 43--112, 1965."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/32.588521"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/582419.582433"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/7351.7352"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/103727.103729"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-24851-4_26"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1016\/0020-0190(81)90106-X"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1167515.1167496"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"}],"event":{"name":"PACT '10: International Conference on Parallel Architectures and Compilation Techniques","sponsor":["IFIP WG 10.3 IFIP working group 10.3 on concurrent systems","IEEE CS TCPP IEEE-CS technical committee on parallel processing","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS TCAA IEEE CS technical committee on architectural acoustics"],"location":"Vienna Austria","acronym":"PACT '10"},"container-title":["Proceedings of the 19th international conference on Parallel architectures and compilation techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1854273.1854287","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1854273.1854287","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:56Z","timestamp":1750246796000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1854273.1854287"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9,11]]},"references-count":15,"alternative-id":["10.1145\/1854273.1854287","10.1145\/1854273"],"URL":"https:\/\/doi.org\/10.1145\/1854273.1854287","relation":{},"subject":[],"published":{"date-parts":[[2010,9,11]]},"assertion":[{"value":"2010-09-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}