{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:35:06Z","timestamp":1761323706325,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":44,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,9,11]],"date-time":"2010-09-11T00:00:00Z","timestamp":1284163200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,9,11]]},"DOI":"10.1145\/1854273.1854291","type":"proceedings-article","created":{"date-parts":[[2010,9,14]],"date-time":"2010-09-14T14:53:20Z","timestamp":1284476000000},"page":"99-110","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":31,"title":["WAYPOINT"],"prefix":"10.1145","author":[{"given":"John H.","family":"Kelm","sequence":"first","affiliation":[{"name":"University of Illinois, Urbana, IL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matthew R.","family":"Johnson","sequence":"additional","affiliation":[{"name":"University of Illinois, Urbana, IL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven S.","family":"Lumettta","sequence":"additional","affiliation":[{"name":"University of Illinois, Urbana, IL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sanjay J.","family":"Patel","sequence":"additional","affiliation":[{"name":"University of Illinois, Urbana, IL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,9,11]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669143"},{"key":"e_1_3_2_1_2_1","volume-title":"The future is fusion: The industry-changing impact of accelerated computing","author":"AMD.","year":"2008","unstructured":"}} AMD. The future is fusion: The industry-changing impact of accelerated computing , 2008 . }}AMD. The future is fusion: The industry-changing impact of accelerated computing, 2008."},{"key":"e_1_3_2_1_3_1","volume-title":"May","author":"AMD.","year":"2009","unstructured":"}} AMD. Software Optimization Guide for AMD family 10h Processors, 3.11 edition , May 2009 . }}AMD. Software Optimization Guide for AMD family 10h Processors, 3.11 edition, May 2009."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339696"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.31"},{"key":"e_1_3_2_1_6_1"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675013"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106995"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/800046.801647"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1128022.1128023"},{"key":"e_1_3_2_1_11_1","first-page":"312","volume-title":"In International Conference on Parallel Processing","author":"Gupta A.","year":"1990","unstructured":"}} A. Gupta , W. Weber , and T. Mowry . Reducing memory and traffic requirements for scalable directory-based cache coherence schemes . In In International Conference on Parallel Processing , pages 312 -- 321 , 1990 . }}A. Gupta, W. Weber, and T. Mowry. Reducing memory and traffic requirements for scalable directory-based cache coherence schemes. In In International Conference on Parallel Processing, pages 312--321, 1990."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/520549.822785"},{"key":"e_1_3_2_1_13_1","volume-title":"Computer Architecture: A Quantitative Approach. Morgan-Kaufmann","author":"Hennessy J. L.","year":"2003","unstructured":"}} J. L. Hennessy and D. A. Patterson . Computer Architecture: A Quantitative Approach. Morgan-Kaufmann , third edition, 2003 . }}J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach. Morgan-Kaufmann, third edition, 2003."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/161541.161544"},{"key":"e_1_3_2_1_15_1","volume-title":"IEEE standard for scalable coherent interface (SCI)","author":"IEEE.","year":"1992","unstructured":"}} IEEE. IEEE standard for scalable coherent interface (SCI) . IEEE Std 1596- 1992 , Aug 1993. }}IEEE. IEEE standard for scalable coherent interface (SCI). IEEE Std 1596-1992, Aug 1993."},{"volume-title":"September","year":"2006","key":"e_1_3_2_1_16_1","unstructured":"}}Intel. Intel 5000X Chipset Memory Controller Hub (MCH), 003 edition , September 2006 . }}Intel. Intel 5000X Chipset Memory Controller Hub (MCH), 003 edition, September 2006."},{"volume-title":"January","year":"2009","key":"e_1_3_2_1_17_1","unstructured":"}}Intel. An Introduction to the Intel QuickPath Interconnect, 001us edition , January 2009 . }}Intel. An Introduction to the Intel QuickPath Interconnect, 001us edition, January 2009."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1023\/B:WWWJ.0000028180.97418.53"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325162"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.6"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555774"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.16"},{"key":"e_1_3_2_1_23_1","unstructured":"}}Khronos OpenCL Working Group. OpenCL Specification 1.0 edition December 2008.  }}Khronos OpenCL Working Group. OpenCL Specification 1.0 edition December 2008."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250683"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/384286.264206"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.31"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859640"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250670"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/520549.822757"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.42"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.5555\/580550.876432"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.30"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1365490.1365500"},{"key":"e_1_3_2_1_35_1","volume-title":"December","author":"NVIDIA.","year":"2009","unstructured":"}} NVIDIA. NVIDIA's Next Generation CUDA Compute Architecture: Fermi, 1.1 edition , December 2009 . }}NVIDIA. NVIDIA's Next Generation CUDA Compute Architecture: Fermi, 1.1 edition, December 2009."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325130"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771778"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1360612.1360617"},{"key":"e_1_3_2_1_40_1","volume-title":"IEEE International Solid-State Circuits Conference","author":"Shin J.","year":"2010","unstructured":"}} J. Shin , K. Tam , D. Huang , B. Petrick , H. Pham , C. Hwang , H. Li , A. Smith , T. Johnson , F. Schumacher , D. Greenhill , A. Leon , and A. Strong . A 40nm 16-core 128-thread CMT SPARC soc processor . In IEEE International Solid-State Circuits Conference , February 2010 . }}J. Shin, K. Tam, D. Huang, B. Petrick, H. Pham, C. Hwang, H. Li, A. Smith, T. Johnson, F. Schumacher, D. Greenhill, A. Leon, and A. Strong. A 40nm 16-core 128-thread CMT SPARC soc processor. In IEEE International Solid-State Circuits Conference, February 2010."},{"key":"e_1_3_2_1_41_1","volume-title":"September","author":"SPARC.","year":"2006","unstructured":"}} SPARC. UltraSPARC T2 Microarchitecture Manual, 1 edition , September 2006 . }}SPARC. UltraSPARC T2 Microarchitecture Manual, 1 edition, September 2006."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/1498765.1498785"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-85451-7_16"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669166"}],"event":{"name":"PACT '10: International Conference on Parallel Architectures and Compilation Techniques","sponsor":["IFIP WG 10.3 IFIP working group 10.3 on concurrent systems","IEEE CS TCPP IEEE-CS technical committee on parallel processing","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS TCAA IEEE CS technical committee on architectural acoustics"],"location":"Vienna Austria","acronym":"PACT '10"},"container-title":["Proceedings of the 19th international conference on Parallel architectures and compilation techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1854273.1854291","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1854273.1854291","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:56Z","timestamp":1750246796000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1854273.1854291"}},"subtitle":["scaling coherence to thousand-core architectures"],"short-title":[],"issued":{"date-parts":[[2010,9,11]]},"references-count":44,"alternative-id":["10.1145\/1854273.1854291","10.1145\/1854273"],"URL":"https:\/\/doi.org\/10.1145\/1854273.1854291","relation":{},"subject":[],"published":{"date-parts":[[2010,9,11]]},"assertion":[{"value":"2010-09-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}