{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:46:09Z","timestamp":1771703169538,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,9,11]],"date-time":"2010-09-11T00:00:00Z","timestamp":1284163200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,9,11]]},"DOI":"10.1145\/1854273.1854302","type":"proceedings-article","created":{"date-parts":[[2010,9,14]],"date-time":"2010-09-14T14:53:20Z","timestamp":1284476000000},"page":"205-216","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":58,"title":["Twin peaks"],"prefix":"10.1145","author":[{"given":"Jayanth","family":"Gummaraju","sequence":"first","affiliation":[{"name":"Advanced Micro Devices, Sunnyvale, CA, USA"}]},{"given":"Laurent","family":"Morichetti","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Sunnyvale, CA, USA"}]},{"given":"Michael","family":"Houston","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Sunnyvale, CA, USA"}]},{"given":"Ben","family":"Sander","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Sunnyvale, CA, USA"}]},{"given":"Benedict R.","family":"Gaster","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Sunnyvale, CA, USA"}]},{"given":"Bixia","family":"Zheng","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Sunnyvale, CA, USA"}]}],"member":"320","published-online":{"date-parts":[[2010,9,11]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"}}GPGPU. www.gpgpu.org.  }}GPGPU. www.gpgpu.org."},{"key":"e_1_3_2_1_2_1","unstructured":"}}Intel TBB. www.threadingbuildingblocks.org.  }}Intel TBB. www.threadingbuildingblocks.org."},{"key":"e_1_3_2_1_3_1","unstructured":"}}OpenCL. www.khronos.org\/opencl\/.  }}OpenCL. www.khronos.org\/opencl\/."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/146941.146944"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186562.1015800"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291036"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/301618.301633"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1366230.1366234"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346319"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.11"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.26"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.26"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1103780.1103786"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.379"},{"key":"e_1_3_2_1_15_1","volume-title":"LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation. In CGO '04: Proceedings of the International Symposium on Code generation and Optimization","author":"Lattner C.","year":"2004"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816021"},{"key":"e_1_3_2_1_17_1","unstructured":"}}NVIDIA Corporation. CUDA Programming Guide 2.0 June 2008.  }}NVIDIA Corporation. CUDA Programming Guide 2.0 June 2008."},{"key":"e_1_3_2_1_18_1","unstructured":"}}OpenMP Architecture Review Board. OpenMP Application Program Interface 3.0 2007.  }}OpenMP Architecture Review Board. OpenMP Application Program Interface 3.0 2007."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.917757"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542476.1542525"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1399504.1360617"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-89740-8_2"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168898"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/90.251914"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250753"}],"event":{"name":"PACT '10: International Conference on Parallel Architectures and Compilation Techniques","location":"Vienna Austria","acronym":"PACT '10","sponsor":["IFIP WG 10.3 IFIP working group 10.3 on concurrent systems","IEEE CS TCPP IEEE-CS technical committee on parallel processing","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS TCAA IEEE CS technical committee on architectural acoustics"]},"container-title":["Proceedings of the 19th international conference on Parallel architectures and compilation techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1854273.1854302","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1854273.1854302","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:56Z","timestamp":1750246796000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1854273.1854302"}},"subtitle":["a software platform for heterogeneous computing on general-purpose and graphics processors"],"short-title":[],"issued":{"date-parts":[[2010,9,11]]},"references-count":25,"alternative-id":["10.1145\/1854273.1854302","10.1145\/1854273"],"URL":"https:\/\/doi.org\/10.1145\/1854273.1854302","relation":{},"subject":[],"published":{"date-parts":[[2010,9,11]]},"assertion":[{"value":"2010-09-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}