{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:30:33Z","timestamp":1750307433908,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,9,11]],"date-time":"2010-09-11T00:00:00Z","timestamp":1284163200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,9,11]]},"DOI":"10.1145\/1854273.1854311","type":"proceedings-article","created":{"date-parts":[[2010,9,14]],"date-time":"2010-09-14T14:53:20Z","timestamp":1284476000000},"page":"285-294","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":24,"title":["Discovering and understanding performance bottlenecks in transactional applications"],"prefix":"10.1145","author":[{"given":"Ferad","family":"Zyulkyarov","sequence":"first","affiliation":[{"name":"BSC-Microsoft Research Centre, Universitat Polit\u00e8cnica de Catalunya - BarcelonaTech , Barcelona, Spain"}]},{"given":"Srdjan","family":"Stipic","sequence":"additional","affiliation":[{"name":"BSC-Microsoft Research Centre, Universitat Polit\u00e8cnica de Catalunya - BarcelonaTech , Barcelona, Spain"}]},{"given":"Tim","family":"Harris","sequence":"additional","affiliation":[{"name":"Microsoft Research, Cambridge, United Kingdom"}]},{"given":"Osman S.","family":"Unsal","sequence":"additional","affiliation":[{"name":"BSC-Microsoft Research Centre, Barcelona, Spain"}]},{"given":"Adri\u00e1n","family":"Cristal","sequence":"additional","affiliation":[{"name":"BSC-Microsoft Research Centre, IIIA - Artificial Intelligence Research Institute CSIC - Spanish National Research Council, Barcelona, Spain"}]},{"given":"Ibrahim","family":"Hur","sequence":"additional","affiliation":[{"name":"BSC-Microsoft Research Centre, Barcelona, Spain"}]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[{"name":"BSC-Microsoft Research Centre, Universitat Polit\u00e8cnica de Catalunya - BarcelonaTech , Barcelona, Spain"}]}],"member":"320","published-online":{"date-parts":[[2010,9,11]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2009.35"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250674"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2008.4636089"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088176"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346189"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1693453.1693500"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508263"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/11864219_14"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542298"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/949305.949340"},{"key":"e_1_3_2_1_11_1","volume-title":"Transactional Memory (Synthesis Lectures on Computer Architecture)","author":"Harris T.","year":"2010","unstructured":"}} T. Harris , J. Larus , and R. Rajwar . Transactional Memory (Synthesis Lectures on Computer Architecture) . 2 nd edition, June 2010 . }}T. Harris, J. Larus, and R. Rajwar. Transactional Memory (Synthesis Lectures on Computer Architecture). 2nd edition, June 2010.","edition":"2"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1133981.1133984"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.23"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165164"},{"key":"e_1_3_2_1_15_1","volume-title":"TRANSACT' 09:  4th Workshop on Transactional Computing","author":"Kestor G.","year":"2009","unstructured":"}} G. Kestor , S. Stipic , O. S. Unsal , A. Cristal , and M. Valero . RMS-TM: A transactional memory benchmark for recognition, mining and synthesis applications . In TRANSACT' 09: 4th Workshop on Transactional Computing , Feb. 2009 . }}G. Kestor, S. Stipic, O. S. Unsal, A. Cristal, and M. Valero. RMS-TM: A transactional memory benchmark for recognition, mining and synthesis applications. In TRANSACT' 09: 4th Workshop on Transactional Computing, Feb. 2009."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1639622.1639625"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1449764.1449780"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1366230.1366241"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1693453.1693462"},{"key":"e_1_3_2_1_21_1","volume-title":"MULTIPROG '09: Proc. 2nd Workshop on Programmability Issues for Multi-core Computers","author":"Sonmez N.","year":"2009","unstructured":"}} N. Sonmez , A. Cristal , O. S. Unsal , T. Harris , and M. Valero . Profiling transactional memory applications on an atomic block basis: A Haskell case study . In MULTIPROG '09: Proc. 2nd Workshop on Programmability Issues for Multi-core Computers , Jan. 2009 . }}N. Sonmez, A. Cristal, O. S. Unsal, T. Harris, and M. Valero. Profiling transactional memory applications on an atomic block basis: A Haskell case study. In MULTIPROG '09: Proc. 2nd Workshop on Programmability Issues for Multi-core Computers, Jan. 2009."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-92221-6_19"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1281100.1281161"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669132"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/1299042.1299062"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1378533.1378582"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1509084.1509093"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1504176.1504183"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1693453.1693463"}],"event":{"name":"PACT '10: International Conference on Parallel Architectures and Compilation Techniques","sponsor":["IFIP WG 10.3 IFIP working group 10.3 on concurrent systems","IEEE CS TCPP IEEE-CS technical committee on parallel processing","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS TCAA IEEE CS technical committee on architectural acoustics"],"location":"Vienna Austria","acronym":"PACT '10"},"container-title":["Proceedings of the 19th international conference on Parallel architectures and compilation techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1854273.1854311","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1854273.1854311","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:56Z","timestamp":1750246796000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1854273.1854311"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9,11]]},"references-count":28,"alternative-id":["10.1145\/1854273.1854311","10.1145\/1854273"],"URL":"https:\/\/doi.org\/10.1145\/1854273.1854311","relation":{},"subject":[],"published":{"date-parts":[[2010,9,11]]},"assertion":[{"value":"2010-09-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}